TNETA1570 datasheet(55/68 Pages) TI1

55 / 68 page

TNETA1570

ATM SEGMENTATION AND REASSEMBLY DEVICE

WITH INTEGRATED 64BIT PCIHOST INTERFACE

SDNS033B − JUNE 1995 − REVISED MAY 1996

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

PRINCIPLES OF OPERATION

parity error (PERR) protocol (continued)

The TNETA1570 asserts PERR if the parity-error-response bit (bit 6) in the PCI-configuration-space command

after the cycle in which the error occurred. If a parity error is detected during a transfer involving the TNETA1570,

the transaction is allowed to complete unless the TNETA1570 is the master and a target disconnect is detected

(i.e. the TNETA1570 will not master abort due to a parity error).

system error (SERR) protocol

The TNETA1570 sets an internal SERR flag under any of the following conditions:

D If an address-parity error is detected on the PCI bus (even if the TDC1570 isnot the target of the transaction)

and the parity-error-response bit is set in the PCI-configuration-space command register.

D If the TNETA1570 detects PERR asserted while mastering the bus

D If the PCI-master-retry counter expires

D If the TNETA1570 receives a target abort (disconnect without retry) while mastering the bus

D If the TNETA1570 self selects

The TNETA1570 asserts SERR if the SERR enable bit (bit 8) in the PCI-configuration-space command register

is set and the internal system-error flag is set. The TNETA1570 halts and waits for software or hardware reset

after SERR is asserted.

The TNETA1570 sets the signaled-system error bit (bit 14) in the PCI-configuration-space status register when

SERR is asserted.

host-interrupt (INTA) protocol

The TDC1570 generates an interrupt to the host by asserting INTA if any of the bits in the internal status register

are set and the corresponding status-mask-register bit is also set.

PCI-to-UTOPIA data flow for segmentation unit

little-endian configuration

There are two scenarios for TNETA1570 cell-payload PCI reads from the host memory when the TNETA1570

is configured as a little-endian device. These are 32-bit PCI cell-payload reads and 64-bit PCI cell-payload

reads.

32-bit PCI cell-payload reads

The top-down order of the following chart represents the time order of 32-bit word reads by the TNETA1570.

PCI ADDRESS

PCI ADDRESS BITS

×10

×14

×18

The cell data above is transmitted from the segmentation unit’s UTOPIA bus in the byte order 0, 1, 2, 3, 4, 5, . . .

TNETA1570 数据表(PDF) 55 Page - Texas Instruments

TNETA1570 数据表(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载