ST7DALIF2 datasheet(117/171 Pages) STMICROELECTRONICS

117 / 171 page

ST7DALIF2

10-bit A/D converter (ADC)

117/171

18.7.2

Data register high (ADCDRH)

Read Only

Reset Value: xxxx xxxx (xxh)

Bits 7:0 = D[9:2] MSB of Analog Converted Value

18.7.3

AMP control/data register low (ADCDRL)

Read/Write

Reset Value: 0000 00xx (0xh)

Bits 7:5 = Reserved. Forced by hardware to 0.

Bit 4 = AMPCAL Amplifier Calibration Bit

This bit is set and cleared by software. User is suggested to use this bit to calibrate the ADC

when amplifier is ON. Setting this bit internally connects amplifier input to 0 V. Hence,

corresponding ADC output can be used in software to eliminate amplifier-offset error.

0: Calibration off

1: Calibration on (The input voltage of the amp is set to 0V)

Note:

It is advised to use this bit to calibrate the ADC when the amplifier is ON. Setting this bit

internally connects the amplifier input to 0v. Hence, the corresponding ADC output can be

used in software to eliminate an amplifier-offset error.

Bit 3 = SLOW Slow mode

This bit is set and cleared by software. It is used together with the SPEED bit to configure

the ADC clock speed as shown on the table below.

AIN3

AIN4

AIN5

AIN6

The number of channels is device dependent. Refer to Section 4: Pin description on page 13.

Table 51.

Channel selection bits (continued)

Channel pin(1)

CH2

CH1

CH0

AMP CAL

SLOW

AMPSEL

Table 52.

ADC clock speed selection

fADC

SLOW

SPEED

fCPU/2

fCPU

fCPU/4

ST7DALIF2 数据表(PDF) 117 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 117 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载