数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7DALIF2 数据表(PDF) 133 Page - STMicroelectronics

部件名 ST7DALIF2
功能描述  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 数据表(HTML) 133 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 129Page - STMicroelectronics ST7DALIF2 Datasheet HTML 130Page - STMicroelectronics ST7DALIF2 Datasheet HTML 131Page - STMicroelectronics ST7DALIF2 Datasheet HTML 132Page - STMicroelectronics ST7DALIF2 Datasheet HTML 133Page - STMicroelectronics ST7DALIF2 Datasheet HTML 134Page - STMicroelectronics ST7DALIF2 Datasheet HTML 135Page - STMicroelectronics ST7DALIF2 Datasheet HTML 136Page - STMicroelectronics ST7DALIF2 Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 171 page
background image
ST7DALIF2
Electrical characteristics
133/171
Table 70.
RC oscillator and PLL characteristics (tested for TA = -40 to +85° C) @ VDD = 2.7 to
3.3 V
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fRC
(1)
Internal RC oscillator
frequency
RCCR = FF (reset value), TA=25°C,
VDD= 3.0 V
560
kHz
RCCR=RCCR1(2) ,TA=25° C, VDD= 3 V
700
ACCRC
Accuracy of Internal RC
oscillator when
calibrated with
RCCR=RCCR1(3)(2)
TA=25° C,VDD=3 V
-2
+2
%
TA=25° C,VDD=2.7 to 3.3 V
-25
+25
%
TA=-40 to +85°C, VDD=3 V
-15
15
%
IDD(RC)
RC oscillator current
consumption
TA=25° C,VDD=3 V
700(3)
μA
tsu(RC)
RC oscillator setup time
TA=25° C,VDD=3 V
10(2)
μs
fPLL
x4 PLL input clock
0.7(3)
MHz
tLOCK
PLL Lock time(4)
2ms
tSTAB
PLL Stabilization time(4)
4ms
ACCPLL
x4 PLL Accuracy
fRC = 1 MHz@TA=25° C, VDD=2.7 to 3.3 V
0.1(5)
%
fRC = 1 MHz@TA=40 to +85°C, VDD= 3 V
0.1(5)
%
tw(JIT)
PLL jitter period
fRC = 1 MHz
125(6)
µs
JITPLL
PLL jitter (
Δf
CPU/fCPU)1
(6)
%
IDD(PLL)
PLL current
consumption
TA=25° C
190(3)
μA
1.
If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor,
typically 100nF, between the VDD and VSS pins as close as possible to the ST7 device.
2.
See Section 9.2: Internal RC oscillator adjustment on page 32.
3.
Data based on characterization results, not tested in production
4.
After the LOCKED bit is set ACCPLL is max. 10% until tSTAB has elapsed. See Figure 11 on page 34.
5.
Averaged over a 4ms period. After the LOCKED bit is set, a period of tSTAB is required to reach ACCPLL accuracy
6.
Guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com