ST7DALIF2 datasheet(136/171 Pages) STMICROELECTRONICS

136 / 171 page

Electrical characteristics

ST7DALIF2

136/171

20.4.1

Supply current

TA = -40 to +85° C unless otherwise specified, VDD=5.5 V

Table 72.

Supply current characteristics

Symbol

Parameter

Conditions

Typ

Max

Unit

IDD

Supply current in RUN mode

External Clock, fCPU=1 MHz

(1)

CPU running with memory access, all I/O pins in input mode with a static value at VDD or VSS (no load), all

peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.

Internal RC, fCPU=1 MHz

2.2

fCPU=8 MHz

(1)

7.5

Supply current in Wait mode

External Clock, fCPU=1 MHz

(2)

All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock

input (CLKIN) driven by external square wave, LVD disabled.

0.8

Internal RC, fCPU=1 MHz

1.8

fCPU=8 MHz

(2)

3.7

Supply current in Slow mode

fCPU=250 kHz

(3)

Slow mode selected with fCPU based on fOSC2 divided by 32. All I/O pins in input mode with a static value

at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave,

LVD disabled.

1.6

2.5

Supply current in Slow Wait

mode

fCPU=250 kHz

(4)

Slow-Wait mode selected with fCPU based on fOSC2 divided by 32. All I/O pins in input mode with a static

value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square

wave, LVD disabled.

1.6

2.5

Supply current in Halt mode (5)

All I/O pins in output mode with a static value at VSS (no load), LVD disabled. Data based on

characterization results, tested in production at VDD max and fCPU max.

-40° C

≤T

A≤+85° C

μA

TA= +125° C

Supply current in AWUFH

mode (6)(7)

All I/O pins in input mode with a static value at VDD or VSS (no load). Data tested in production at VDD max.

and fCPU max.

This consumption refers to the Halt period only and not the associated run period which is software

dependent.

TA= +25° C

Figure 63.

Typical IDD in RUN vs. fCPU

Figure 64.

Typical IDD in Slow vs. fCPU

0.0

1.0

2.0

3.0

4.0

5.0

6.0

7.0

8.0

9.0

2.0

2.5

3.0

3.5

4.0

4.5

5.0

5.5

6.0

Vdd (V)

8Mhz

4Mhz

1Mhz

0.0

0.2

0.4

0.6

0.8

1.0

1.2

1.4

1.6

22.5

33.5

4.5

5.5

Vdd(V)

250Khz

125Khz

62.5Hz

ST7DALIF2 数据表(PDF) 136 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 136 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载