数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F296 数据表(PDF) 56 Page - STMicroelectronics

部件名 ST10F296
功能描述  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F296 数据表(HTML) 56 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 52Page - STMicroelectronics ST10F296 Datasheet HTML 53Page - STMicroelectronics ST10F296 Datasheet HTML 54Page - STMicroelectronics ST10F296 Datasheet HTML 55Page - STMicroelectronics ST10F296 Datasheet HTML 56Page - STMicroelectronics ST10F296 Datasheet HTML 57Page - STMicroelectronics ST10F296 Datasheet HTML 58Page - STMicroelectronics ST10F296 Datasheet HTML 59Page - STMicroelectronics ST10F296 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Internal Flash memory
ST10F296E
56/346
XFlash interface control register (XFICR)
This register is used to configure the XFlash interface behavior on the XBus. It allows the
number of wait states introduced on the XBus to be set before the internal READY signal is
given to the ST10 bus master.
1ERER
Erase error
This bit is automatically set when an erase error occurs during a Flash
write operation. This error is due to a failure of a Flash cell that can no
longer be erased. This kind of error is fatal and the sector where it
occurred must be discarded. This bit has to be reset by software.
0ERR
Write error
This bit is automatically set when an error occurs during a Flash write
operation or when a bad operation setup is written. Once the error has
been discovered and understood, the ERR bit must be reset by
software.
XFICR (0xE E000h)
XBus
Reset value: 000Fh
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
WS3WS2
WS1WS0
-
RW
RWRWRW
Table 25.
XFICR register description
Bit
Bit name
Function
15-4
-
Reserved
3-0
WS[3:0]
Wait state setting
These three bits are the binary coding of the wait state number
introduced by the XFlash interface through the internal READY signal of
the XBus. The default value after reset is 1111, where up to 15 wait
states are set. Recommendations for the ST10F296E include:
For fCPU > 40 MHz: 1 wait state WS[3:0] = 0001
For fCPU ≤40 MHz: 0 wait state WS[3:0] = 0000
Table 24.
FER register description (continued)
Bit
Bit name
Function
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com