| 数据搜索系统,热门电子元器件搜索 |
|
ST10F296 数据表(PDF) 98 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F296 数据表(HTML) 98 Page - STMicroelectronics |
|
98 / 346 page ![]() Obsolete Product(s) - Obsolete Product(s) External bus controller (EBC) ST10F296E 98/346 8.1 Programmable chip select timing control The ST10F296E allows the user to adjust the position of the CSx line changes. By default (after reset), the CSx lines change half a CPU clock cycle (7.8 ns at 64 MHz of CPU clock) after the rising edge of ALE. With the CSCFG bit set in the SYSCON register the CSx lines change with the rising edge of ALE, thus the CSx lines and the address lines change at the same time (see Figure 18). 8.2 READY programmable polarity The active level of the READY pin can be selected by software via the RDYPOL bit in the BUSCONx registers. When the READY function is enabled for a specific address window, each bus cycle within this window must be terminated with the active level defined by the RDYPOL bit in the associated BUSCON register. BUSCONx registers are described in Section 23.10: System configuration registers on page 280. Note: ST10F296E has no internal pull-up resistor on the READY pin. Figure 18. Chip select delay Normal CSx RD Address (P1) ALE Segment (P4) Normal demultiplexed Bus cycle ALE lengthen demultiplexed Bus cycle Unlatched CSx WR Read/write Delay Data Data Data Data BUS (P0) BUS (P0) Read/write Delay Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |