数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F296 数据表(PDF) 98 Page - STMicroelectronics

部件名 ST10F296
功能描述  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F296 数据表(HTML) 98 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 94Page - STMicroelectronics ST10F296 Datasheet HTML 95Page - STMicroelectronics ST10F296 Datasheet HTML 96Page - STMicroelectronics ST10F296 Datasheet HTML 97Page - STMicroelectronics ST10F296 Datasheet HTML 98Page - STMicroelectronics ST10F296 Datasheet HTML 99Page - STMicroelectronics ST10F296 Datasheet HTML 100Page - STMicroelectronics ST10F296 Datasheet HTML 101Page - STMicroelectronics ST10F296 Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
External bus controller (EBC)
ST10F296E
98/346
8.1
Programmable chip select timing control
The ST10F296E allows the user to adjust the position of the CSx line changes. By default
(after reset), the CSx lines change half a CPU clock cycle (7.8 ns at 64 MHz of CPU clock)
after the rising edge of ALE. With the CSCFG bit set in the SYSCON register the CSx lines
change with the rising edge of ALE, thus the CSx lines and the address lines change at the
same time (see Figure 18).
8.2
READY programmable polarity
The active level of the READY pin can be selected by software via the RDYPOL bit in the
BUSCONx registers.
When the READY function is enabled for a specific address window, each bus cycle within
this window must be terminated with the active level defined by the RDYPOL bit in the
associated BUSCON register.
BUSCONx registers are described in Section 23.10: System configuration registers on
page 280.
Note:
ST10F296E has no internal pull-up resistor on the READY pin.
Figure 18.
Chip select delay
Normal CSx
RD
Address (P1)
ALE
Segment (P4)
Normal demultiplexed
Bus cycle
ALE lengthen demultiplexed
Bus cycle
Unlatched CSx
WR
Read/write
Delay
Data
Data
Data
Data
BUS (P0)
BUS (P0)
Read/write
Delay
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com