 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST10F296 数据表(PDF) 89 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F296 数据表(HTML) 89 Page - STMicroelectronics |
|
|
89 / 346 page  Obsolete Product(s) - Obsolete Product(s) ST10F296E The bootstrap loader 89/346 6.6.9 Alternate boot user software aspects User defined alternate boot code must start at 09’0000h. A new SFR has been created on ST10F296E to indicate that the device is running in alternate boot mode. Bit 5 of the EMUCON register (mapped at 0xFE0Ah) is set when the alternate boot is selected by the reset configuration. All other bits must be ignored when checking the content of this register to read the value of bit5. This bit is a read-only bit. It remains set until the next software or hardware reset. EMUCON register 6.6.10 Internal decoding of test modes The test mode decoding logic is located inside the ST10F296E bus controller. The decoding is as follows: ● Alternate boot mode decoding: (P0L.5 & P0L.4) ● Standard bootstrap decoding: (P0L.5 & P0L.4) ● Normal operation: (P0L.5 & P0L.4) The other configurations select ST internal test modes. 6.6.11 Example of alternate boot mode operation ● The reset configuration is latched on the rising edge of the RSTIN pin. ● If bootstrap loader mode is not enabled (P0L[5..4] = 11), ST10F296E hardware starts a standard hardware reset procedure. ● If standard bootstrap loader is enabled (P0L[5..4] = 10), the standard ST10 bootstrap loader is enabled and a variable is cleared to indicate that ABM is not enabled. ● If alternate boot mode is selected (P0L[5..4] = 01), a predefined reset sequence may be activated. This depends on the user/alternate boot mode signature check. EMUCON (FE0Ah/05h) SFR Reset value: xxh 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved ABM Reserved -R - Table 43. EMUCON register description Bit Bit name Function 15-6 - Reserved 5 ABM ABM Flag (or TMOD3) 0: Alternate boot mode is not selected by reset configuration on P0L[5..4] 1: Alternate boot mode is selected by reset configuration on P0L[5..4]. This bit is set if P0L[5..4] = 01 during hardware reset. 4-0 - Reserved Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
