数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F296 数据表(PDF) 59 Page - STMicroelectronics

部件名 ST10F296
功能描述  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F296 数据表(HTML) 59 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 55Page - STMicroelectronics ST10F296 Datasheet HTML 56Page - STMicroelectronics ST10F296 Datasheet HTML 57Page - STMicroelectronics ST10F296 Datasheet HTML 58Page - STMicroelectronics ST10F296 Datasheet HTML 59Page - STMicroelectronics ST10F296 Datasheet HTML 60Page - STMicroelectronics ST10F296 Datasheet HTML 61Page - STMicroelectronics ST10F296 Datasheet HTML 62Page - STMicroelectronics ST10F296 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Internal Flash memory
59/346
Flash non-volatile access protection register 0 (FNVAPR0)
Because of the ST10 architecture, the XFlash is seen as external memory. For this reason,
it is impossible to access protect it from the real external memory or internal RAM.
Flash non-volatile access protection register 1 low (FNVAPR1L)
FNVAPR0 (0x0E DFB8)
NVR
Delivery value: ACFFh
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
DBGP ACCP
-RW
RW
Table 30.
FNVAPR0 register description
Bit
Bit name
Function
15-2
-
Reserved
1DBGP
Debug protection
This bit, if erased at 1, allows all protections to be by-passed using the
debug features through the test interface. If programmed at 0, all the
debug features and Flash test modes, and the test interface are
disabled. STMicroelectronics will be unable to access the device to run
any eventual failure analysis.
0
ACCP
Access protection
This bit, if programmed at 0, disables any access (read/write) to data
mapped inside the IFlash module address space, unless the current
instruction is fetched from one of the two Flash modules.
FNVAPR1L (0x0E DFBC)
NVR
Delivery value: FFFFh
15
14
13
12
11
10
987
65432
10
PDS
15
PDS
14
PDS
13
PDS
12
PDS
11
PDS
10
PDS
9
PDS
8
PDS
7
PDS
6
PDS
5
PDS
4
PDS
3
PDS
2
PDS
1
PDS
0
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Table 31.
FNVAPR1L register description
Bit
Bit name
Function
15-0
PDS[15:0]
Protections disable 15-0
If bit PDSx is programmed at 0 and bit PENx (of the FNVAPR1H
register) is erased at 1, the ACCP bit action is disabled. Bit PDS0 can be
programmed at 0 only if bits DBGP and ACCP (of the FNVAPR0
register) have already been programmed at 0. Bit PDSx can be
programmed at 0 only if bit PENx-1 has already been programmed at 0.
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com