数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F296 数据表(PDF) 71 Page - STMicroelectronics

部件名 ST10F296
功能描述  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F296 数据表(HTML) 71 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 67Page - STMicroelectronics ST10F296 Datasheet HTML 68Page - STMicroelectronics ST10F296 Datasheet HTML 69Page - STMicroelectronics ST10F296 Datasheet HTML 70Page - STMicroelectronics ST10F296 Datasheet HTML 71Page - STMicroelectronics ST10F296 Datasheet HTML 72Page - STMicroelectronics ST10F296 Datasheet HTML 73Page - STMicroelectronics ST10F296 Datasheet HTML 74Page - STMicroelectronics ST10F296 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
The bootstrap loader
71/346
Figure 8.
Hardware provisions to activate the BSL
6.2.5
Memory configuration in bootstrap loader mode
The configuration (i.e. the accessibility) of the ST10F296E’s memory areas after reset in
bootstrap loader mode differs from the standard case. Pin EA is evaluated when BSL mode
is selected to enable the external bus or not:
If EA = 1, the external bus is disabled (BUSACT0 = 0 in BUSCON0 register);
If EA = 0, the external bus is enabled (BUSACT0 = 1 in BUSCON0 register).
Moreover, while in BSL mode, access to the internal IFlash area are partly redirected:
Code access is made from the special Test-Flash seen in the range 00’0000h to
00’01FFFh.
User IFlash is only available for read and write access (Test-Flash cannot be read nor
written).
Write access must be made with addresses starting in segment 1 from 01'0000h,
whatever the value of the ROMS1 bit in the SYSCON register.
Read access is made in segment 0 or in segment 1 depending on the ROMS1 bit
value.
In BSL mode, by default, ROMS1= 0 so the first 32 Kbytes of IFlash are mapped in
segment 0.
Example
In default configuration, to program address 0, the user must put the value 01'0000h in the
FARL and FARH registers. However, to verify the content of the address 0 a read to
00'0000h must be performed.
Figure 9 shows the memory configuration after reset.
RP0L.4
8k
Ω max.
Circuit 1
P0L.4
P0L.4
Normal Boot
BSL
External
Signal
RP0L.4
8k
Ω max.
Circuit 2
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com