数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F296 数据表(PDF) 47 Page - STMicroelectronics

部件名 ST10F296
功能描述  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F296 数据表(HTML) 47 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 43Page - STMicroelectronics ST10F296 Datasheet HTML 44Page - STMicroelectronics ST10F296 Datasheet HTML 45Page - STMicroelectronics ST10F296 Datasheet HTML 46Page - STMicroelectronics ST10F296 Datasheet HTML 47Page - STMicroelectronics ST10F296 Datasheet HTML 48Page - STMicroelectronics ST10F296 Datasheet HTML 49Page - STMicroelectronics ST10F296 Datasheet HTML 50Page - STMicroelectronics ST10F296 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Internal Flash memory
47/346
4LOCK
Flash registers access locked
When this bit is set, access to the Flash control registers
FCR0H/L-FCR1H/L, FDR0H/L-FDR1H/L, FARH/L and FER is locked by
the FPEC. Any read access to the registers outputs invalid data
(software trap 009Bh) and any write access is ineffective. The LOCK bit
is automatically set when the Flash bit WMS of the FCR0H register is
set.
The LOCK bit is the only bit the user can always access to detect the
status of the Flash. If it is low, the remainder of the FCR0L and all other
Flash registers are accessible by the user.
Note: When the LOCK bit is low, the FER register content can be read,
but, its content is updated only when the BSY bits are reset.
3-
Reserved
2-1
BSY[3:2]
Bank 3:2 busy (XFlash)
These bits indicate that a write operation is running on the
corresponding bank of XFlash. They are automatically set when bit
WMS in the FCR0H register is set. Setting the protection operation
automatically sets the BSY2 bit (since the protection registers are in
Block B2). When both busy (XFlash) bits are set, every read access to
the corresponding bank outputs invalid data (software trap 009Bh),
while every write access to the bank is ignored. At the end of a write
operation or during a program or erase suspend these bits are
automatically reset and the bank returns to read mode. After a program
or erase resume these bits are automatically reset.
0-
Reserved
Table 11.
FCR0L register decription (continued)
BIt
Bit name
Function
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com