ST10F296 datasheet(36/346 Pages) STMICROELECTRONICS

36 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

Memory organization

ST10F296E

36/346

4.7

CAN2

Address range 00’EE00h - 00’EEFFh is reserved for the CAN2 module access. CAN2 is

enabled by setting the XPEN bit (bit 2 of the SYSCON register) and the CAN2EN bit (bit 1 of

the new XPERCON register). Access to the CAN module use demultiplexed addresses and

a 16-bit data bus (only word access is possible). Two wait states give an access time of 62.5

ns at 64 MHz CPU clock. No tristate wait states are used.

Note:

If one or both CAN modules are used, Port 4 cannot be programmed to output all eight

segment address lines. Thus, only four segment address lines can be used, reducing the

external memory space to 5 Mbytes (1 Mbyte per CS line).

4.8

Real-time clock (RTC)

Address range 00’ED00h - 00’EDFFh is reserved for the RTC module access. The RTC is

enabled by setting the XPEN bit (bit 2 of the SYSCON register) and bit 4 of the XPERCON

(only word access is possible). Two waitstates give an access time of 62.5 ns at 64 MHz

CPU clock. No tristate waitstate is used.

4.9

Pulse-width modulation 1 (PWM1)

Address range 00’EC00h - 00’ECFFh is reserved for the PWM1 module access. The PWM1

is enabled by setting the XPEN bit (bit 2 of the SYSCON register) and bit 6 of the

XPERCON register. Access to the PWM1 module use demultiplexed addresses and a 16-bit

data bus (only word access is possible). Two waitstates give an access time of 62.5 ns at 64

MHz CPU clock. No tristate waitstate is used. Only word access is allowed.

4.10

ASC1

Address range 00’E900h - 00’E9FFh is reserved for the ASC1 module access. The ASC1 is

enabled by setting the XPEN bit (bit 2 of the SYSCON register) and bit 7 of the XPERCON

(only word access is possible). Two waitstates give an access time of 62.5 ns at 64 MHz

CPU clock. No tristate waitstate is used.

4.11

SSC1

Address range 00’E800h - 00’E8FFh is reserved for the SSC1 module access. The SSC1 is

enabled by setting the XPEN bit (bit 2 of the SYSCON register) and bit 8 of the XPERCON

(only word access is possible). Two waitstates give an access time of 62.5 ns at 64 MHz

CPU clock. No tristate waitstate is used.

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 数据表(PDF) 36 Page - STMicroelectronics

ST10F296 数据表(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST10F296 数据表(PDF) 36 Page - STMicroelectronics

ST10F296 数据表(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载