数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C971VCW 数据表(PDF) 127 Page - Advanced Micro Devices

部件名 AM79C971VCW
功能描述  PCnet??FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 127 Page - Advanced Micro Devices

Back Button AM79C971VCW Datasheet HTML 123Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 124Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 125Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 126Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 127Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 128Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 129Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 130Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 131Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 265 page
background image
Am79C971
127
Read/Write accessible always.
RDMD is set by writing a 1. Writ-
ing a 0 has no effect. RDMD will
be cleared by the Buffer Manage-
ment Unit when it fetches a re-
ceive
Descriptor.
RDMD
is
cleared by H_RESET. RDMD is
unaffected by S_RESET or by
setting the STOP bit.
12
RXDPOLL
Receive Disable Polling. If RXD-
POLL is set, the Buffer Manage-
ment Unit will disable receive
polling. Likewise, if RXDPOLL is
cleared, automatic receive poll-
ing is enabled. If RXDPOLL is
set, RDMD bit in CSR7 must be
set in order to initiate a manual
poll of a receive descriptor. Re-
ceive Descriptor Polling will not
take place if RXON is reset.
Read/Write accessible always.
RXDPOLL
is
cleared
by
H_RESET. RXDPOLL is unaf-
fected by S_RESET or by setting
the STOP bit.
11
STINT
Software Timer Interrupt. The
Software Timer interrupt is set by
the Am79C971 controller when
the Software Timer counts down
to 0. The Software Timer will im-
mediately load the STVAL (BCR
31, bits 5-0) into the Software
Timer and begin counting down.
When STINT is set to 1, INTA is
asserted if the enable bit STINTE
is set to 1.
Read/Write accessible always.
STINT is cleared by the host by
writing a 1. Writing a 0 has no ef-
fect.
STINT
is
cleared
by
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
10
STINTE
Software Timer Interrupt Enable.
If STINTE is set, the STINT bit
will be able to set the INTR bit.
Read/Write accessible always.
STINTE is set to 0 by H_RESET
and is not affected by S_RESET
or setting the STOP bit
9
MREINT
MII Management Read Error In-
terrupt. The MII Read Error inter-
rupt is set by the Am79C971
controller to indicate that the cur-
rently read register from the ex-
ternal
PHY
is
invalid.
The
contents of BCR34 are incorrect
and that the operation should be
performed again. The indication
of an incorrect read comes from
the PHY. During the read turn-
around time of the MII manage-
ment frame the external PHY
should drive the MDIO pin to a
LOW state. If this does not hap-
pen, it indicates that the PHY and
the Am79C971 controller have
lost synchronization.
When MREINT is set to 1, INTA is
asserted if the enable bit MREIN-
TE is set to 1.
Read/Write accessible always.
MREINT is cleared by the host by
writing a 1. Writing a 0 has no ef-
fect.
MREINT
is
cleared
by
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
8
MREINTE
MII Management Read Error In-
terrupt Enable. If MREINTE is
set, the MREINT bit will be able to
set the INTR bit.
Read/Write accessible always.
MREINTE
is
set
to
0
by
H_RESET and is not affected by
S_RESET or setting the STOP bit
7
MAPINT
MII Management Auto-Poll Inter-
rupt. The MII Auto-Poll interrupt is
set by the Am79C971 controller
to indicate that the currently read
status does not match the stored
previous
status
indicating
a
change in state for the external
PHY. A change in the Auto-Poll
Access Method (BCR32, Bit 10)
will reset the shadow register and
will not cause an interrupt on the
first access from the Auto-Poll
section. Subsequent accesses
will generate an interrupt if the
shadow register and the read
register produce differences.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com