| 数据搜索系统,热门电子元器件搜索 |
|
LSM6DSV 数据表(PDF) 101 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DSV 数据表(HTML) 101 Page - STMicroelectronics |
|
101 / 187 page ![]() 9.72 UI_INT_OIS (6Fh) OIS interrupt configuration register The primary interface can write to this register when the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS (01h) register is equal to 1 (primary IF full control mode); this register is read-only when the OIS_CTRL_FROM_UI bit is equal to 0 (SPI2 full control mode) and shows the content of the SPI2_INT_OIS (6Fh) register. Table 187. UI_INT_OIS register INT2_ DRDY_OIS DRDY_ MASK_OIS 0(1) ST_OIS_ CLAMPDIS 0(1) 0(1) 0(1) 0(1) 1. This bit must be set to 0 for the correct operation of the device. Table 188. UI_INT_OIS register description INT2_DRDY_OIS Enables OIS chain DRDY on INT2 pin from the UI interface. This setting has priority over all other INT2 settings. DRDY_MASK_OIS Enables / masks OIS data available. Default value: 0 (0: disabled; 1: masks OIS DRDY on pin (both accelerometer and gyroscope) until filter settling ends (accelerometer and gyroscope independently masked)) ST_OIS_CLAMPDIS Disables OIS chain clamp during self-test. Default value: 0 (0: All OIS chain outputs = 8000h during self-test; 1: OIS chain self-test outputs) LSM6DSV UI_INT_OIS (6Fh) DS13476 - Rev 2 page 101/187 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |