数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1050ACPZ-R7 数据表(PDF) 28 Page - Analog Devices

部件名 ADP1050ACPZ-R7
功能描述  Versatile digital voltage mode controller
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 28 Page - Analog Devices

Back Button ADP1050ACPZ-R7 Datasheet HTML 24Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 25Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 26Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 27Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 28Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 29Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 30Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 31Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 93 page
background image
Data Sheet
ADP1050
First Flag ID Recording
When the ADP1050 registers one or several fault conditions,
it stores the first flag in a dedicated first flag ID register
(Register 0xFEA6). The first flag ID represents the first flag
that triggers a shutdown response. The following types of flags
are not recorded in the first flag ID register:
Flags that are configured to be ignored
Flags that have a configured response causing the PWM
outputs to be disabled, but that do not use a soft start to
reenable the PWM outputs after the fault is resolved
Flags that have a configured response causing the
synchronous rectifiers to be disabled
The first flag ID register gives the user more information for
fault diagnosis than a simple flag. This register also stores the
previous first fault ID.
The status of the first flag ID register can be saved to the EEPROM,
as well, by setting Register 0xFE0C[3]. To limit the number of
writes to the EEPROM, only the first flag after a VDD power reset
can be saved to the EEPROM. During the next VDD power-on,
the first flag ID is downloaded from the EEPROM and loaded
to the first flag ID register (Register 0xFEA6).
Figure 29 shows the timing diagram for the first flag ID recording
scheme. Table 7 describes the actions shown in Figure 29.
VDD
FLAG Y
FLAG Z
POWER SUPPLY
STATUS
FIRST FLAG ID
(CURRENT)
FIRST FLAG ID
(PREVIOUS)
EEPROM
UPDATE
t0
t1 t3 t5
t2 t4
t7
t9
t6
t8
Y
X
Z
X
0
Y
Figure 29. First Flag Timing
Table 7. First Flag ID Timing1
Step
Action
Power
Supply
First Flag ID in Register
First Flag ID in EEPROM
Previous ID
Current ID
Previous ID
Current ID
t0
As an example, the previous ID and the current ID in the EEPROM
are 0 and Flag X, respectively. When the VDD voltage is applied on
the ADP1050, the first flag ID is downloaded from the EEPROM
to the first flag ID register (Register 0xFEA6).
On
0
Flag X
0
Flag X
t1
A fault (Flag Y) shuts down the power supply. In the first flag ID
register, Flag Y is now the current flag ID, and Flag X is the previous
flag ID. The first flag ID register is updated accordingly. The EEPROM
is then updated to save this information.
Off
Flag X
Flag Y
Flag X
Flag Y
t2
Another fault (Flag Z) occurs while the power supply is off.
Because Flag Z is not the first flag that caused the shutdown,
neither the first flag ID register nor the EEPROM is updated.
Off
Flag X
Flag Y
Flag X
Flag Y
t3
Flag Y is cleared, but Flag Z keeps the power supply off. The first
flag ID register and the EEPROM are not updated.
Off
Flag X
Flag Y
Flag X
Flag Y
t4
Flag Z is cleared. The first flag ID register is not updated.
Off
Flag X
Flag Y
Flag X
Flag Y
t5
The power supply is turned on again after the flag reenable
delay. The first flag ID register is not updated.
On
Flag X
Flag Y
Flag X
Flag Y
t6
The fault indicated by Flag Z shuts down the power supply. Flag Z
is now the current first flag ID, and Flag Y is the previous flag ID.
The first flag ID register is updated accordingly. The EEPROM is
not updated to save the information.
Off
Flag Y
Flag Z
Flag X
Flag Y
t7
Flag Z is cleared. The first flag ID register is not updated.
Off
Flag Y
Flag Z
Flag X
Flag Y
t8
The power supply is turned on again after the flag reenable
delay. The first flag ID register is not updated.
On
Flag Y
Flag Z
Flag X
Flag Y
t9
The VDD voltage is removed and the power supply is turned off.
Off
N/A
N/A
N/A
N/A
1
N/A means not applicable.
Rev. A | Page 27 of 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com