数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1050ACPZ-R7 数据表(PDF) 5 Page - Analog Devices

部件名 ADP1050ACPZ-R7
功能描述  Versatile digital voltage mode controller
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 5 Page - Analog Devices

  ADP1050ACPZ-R7 Datasheet HTML 1Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 93 page
background image
ADP1050
Data Sheet
SPECIFICATIONS
VDD = 3.0 V to 3.6 V, TJ = −40°C to +125°C, unless otherwise noted. FSR = full-scale range.
Table 1.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
SUPPLY
Supply Voltage
VDD
3.0
3.3
3.6
V
2.2 μF capacitor connected to AGND
Supply Current
IDD
28.5
33
mA
Normal operation; PWM pins unloaded
IDD + 6
mA
During EEPROM programming
50
100
μA
Shutdown; VDD below undervoltage
lockout (UVLO) threshold
POWER-ON RESET
Power-On Reset
3.0
V
VDD rising
UVLO Threshold
2.75
2.85
2.97
V
VDD falling
UVLO Hysteresis
35
mV
OVLO Threshold
3.7
3.9
4.1
V
OVLO Debounce
2
μs
VDD_OV flag debounce set to 2 μs
500
μs
VDD_OV flag debounce set to 500 μs
VCORE PIN
Output Voltage
VCORE
2.45
2.6
2.75
V
330 nF capacitor connected to AGND
OSCILLATOR AND PLL
PLL Frequency
190
200
210
MHz
RES input = 10 kΩ (±0.1%)
Digital PWM Resolution
625
ps
OUTA, OUTB, SR1, SR2 PINS
Output Low Voltage
VOL
0.4
V
IOH = 10 mA
Output High Voltage
VOH
VDD − 0.4
V
IOL = −10 mA
Rise Time
tR
3.5
ns
CLOAD = 50 pF
Fall Time
tF
1.5
ns
CLOAD = 50 pF
Output Source Current
IOL
−10
mA
Output Sink Current
IOH
10
mA
VS+, VS− VOLTAGE SENSE PINS
Input Voltage Range
VIN
0
1
1.6
V
Differential voltage from VS+ to VS−
Leakage Current
1.0
μA
VS Accurate ADC
Valid Input Voltage Range
0
1.6
V
ADC Clock Frequency
1.56
MHz
Register Update Rate
10
ms
Measurement Resolution
12
Bits
Measurement Accuracy
Factory trimmed at 1.0 V
−5
+5
% FSR
0% to 100% of input voltage range
−80
+80
mV
−2
+2
% FSR
10% to 90% of input voltage range
−32
+32
mV
−1.0
+1.0
% FSR
900 mV to 1.1 V
−16
+16
mV
Temperature Coefficient
70
ppm/°C
Voltage Differential from VS− to AGND
−200
+200
mV
VS High Speed ADC
Equivalent Sampling Frequency
fSAMP
fSW
kHz
Equivalent Resolution
6
Bits
fSW = 390.5 kHz
Dynamic Range
±25
mV
Regulation voltage = 0 mV to 1.6 V
VS UVP Digital Comparator
Triggers VOUT_UV_FAULT flag
Threshold Accuracy
−2
+2
% FSR
10% to 90% of input voltage range
Comparator Update Speed
82
µs
Rev. A | Page 4 of 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com