ADP1050ACPZ-R7 datasheet(42/93 Pages) AD

42 / 93 page

Data Sheet

ADP1050

Host Sends or Reads Too Few Bytes

If a host ends a packet with a stop condition before the required

bytes are sent/received, it is assumed that the host intended to

stop the transfer. Therefore, the PMBus does not consider this

to be an error and takes no action, except to flush any remaining

bytes in the transmit FIFO.

Host Sends Too Many Bytes

If a host sends more bytes than are expected for the corresponding

command, the PMBus slave considers this a data transmission

fault and responds as follows:

•

Issues a no acknowledge for all unexpected bytes as they

are received

•

Flushes and ignores the received command and data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Host Reads Too Many Bytes

If a host reads more bytes than are expected for the corresponding

command, the PMBus slave considers this a data transmission

fault and responds as follows:

•

Sends all 1s (0xFF) as long as the host continues to request

data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Device Busy

The PMBus slave device is too busy to respond to a request

from the master device. This condition is not supported in

the ADP1050.

DATA CONTENT FAULTS

Data content faults may occur when the data transmission is

successful, but the PMBus slave device cannot process the data

that is received from the master device.

Improperly Set Read Bit in the Address Byte

All PMBus commands start with a slave address with the R/W

bit cleared to 0, followed by the command code. If a host starts

a PMBus transaction with R/W set in the address phase

(equivalent to an I2C read), the PMBus slave considers this

a data content fault and responds as follows:

•

Acknowledges (ACKs) the address byte

•

Issues a no acknowledge for the command and data bytes

•

Sends all 1s (0xFF) as long as the host continues to request

data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Invalid or Unsupported Command Code

If an invalid or unsupported command code is sent to the

PMBus slave, the code is considered to be a data content fault,

and the PMBus slave responds as follows:

•

Issues a no acknowledge for the illegal/unsupported

command byte and data bytes

•

Flushes and ignores the received command and data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Reserved Bits

Accesses to reserved bits are not a fault. Writes to reserved bits

are ignored, and reads from reserved bits return undefined data.

Write to Read Only Commands

If a host performs a write to a read only command, the PMBus

slave considers this a data content fault and responds as follows:

•

Issues a no acknowledge for all unexpected data bytes as

they are received

•

Flushes and ignores the received command and data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Note that this is the same error described in the Host Sends Too

Many Bytes section.

Read from Write Only Commands

If a host performs a read from a write only command, the PMBus

slave considers this a data content fault and responds as follows:

•

Sends all 1s (0xFF) as long as the host continues to request

data

•

Sets the CML bit in the STATUS_BYTE command register

(Register 0x78[1])

Note that this is the same error response that is described in the

Host Reads Too Many Bytes section.

Rev. A | Page 41 of 92

ADP1050ACPZ-R7 数据表(PDF) 42 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

ADP1050ACPZ-R7 数据表(PDF) 42 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载