ADP1050ACPZ-R7 datasheet(38/93 Pages) AD

38 / 93 page

Data Sheet

ADP1050

LAYOUT GUIDELINES

This section explains best practices to ensure optimal performance

of the ADP1050. In general, place all components of the ADP1050

control circuit as close to the ADP1050 as possible. The OVP

and VS+ signals are referred to VS−. All other signals are referred

to the AGND plane.

CS1 PIN

Route the traces from the current sense transformer to the

ADP1050, parallel to each other. Keep the traces near each

other, but far away from the switch nodes.

VS+ AND VS− PINS

Route the traces from the remote voltage sense point to the

ADP1050 parallel to each other. Connect VS− to AGND, with

a low ohmic connection. Keep the traces near each other, but far

away from the switch nodes. Place a 100 nF capacitor from VS−

to AGND to reduce the common-mode noise. If VS− is connected

directly to AGND, the capacitor is not needed.

Place 10 Ω resistors between the PWM outputs and isolators or

drivers inputs, especially if the isolators and drivers are far from

the ADP1050. Keep the traces far away from the switch nodes.

VDD PIN

Place decoupling capacitors as close as possible to the ADP1050. A

2.2 μF capacitor connected from VDD to AGND is recommended.

VCORE PIN

Place a 330 nF decoupling capacitor from the VCORE pin to

AGND, as close as possible to the ADP1050.

RES PIN

Place a 10 kΩ (±0.1%) resistor from the RES pin to AGND, as

close as possible to the ADP1050.

SDA AND SCL PINS

Route the traces to the SDA and SCL pins parallel to each other.

Keep the traces near each other, but far away from the switch

nodes.

EXPOSED PAD

Solder the exposed pad under the ADP1050 to the PCB AGND

plane.

RTD PIN

Route the traces (including the ground returning trace) from

the thermistor to the ADP1050. Place the thermistor near the

hotspot of the power supply, and keep the thermistor and the

traces away from the switching node. Place the 1 nF filtering

capacitor nearby, in parallel with the thermistor.

AGND PIN

Create an AGND ground plane on the adjacent layer of the

ADP1050 and make a single-point (star) connection to the

power supply system ground.

Rev. A | Page 37 of 92

ADP1050ACPZ-R7 数据表(PDF) 38 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 38 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载