ADP1050ACPZ-R7 datasheet(34/93 Pages) AD

34 / 93 page

Data Sheet

ADP1050

Rev. A | Page 33 of 92

Figure 35 shows an example of CS1 cycle-by-cycle current-limit

timing, with the rising edge of OUTA as the blanking time

reference. When the CS1_OCP flag is set, it is not cleared until

the beginning of the next switching cycle.

CS1 CYCLE-BY-CYCLE

CURRENT LIMIT THRESHOLD

OUTA

CS1 PIN SIGNAL

COMPARATOR

OUTPUT

CS1_OCP FLAG

tBLANKING

tDEBOUNCING

Figure 35. CS1 Cycle-by-Cycle Current-Limit Timing

When the CS1_OCP flag is triggered, Register 0xFE08[6:5] and

the remainder of the switching cycle. They are reenabled at the

start of the next switching cycle. During one switching cycle, if

the rising edge of a PWM output occurs after the CS1_OCP flag

is triggered, the PWM remains enabled for the switching cycle.

To avoid current overstress of the body diode of the synchronous

rectifiers, the cycle-by-cycle current-limit actions of the SR1 and

SR2 outputs can be further programmed by Register 0xFE1E[1:0].

They can be programmed in the same way as the other PWM

outputs, or they can be programmed so that when the CS1_OCP

flag is triggered, the SR PWM output is turned on. There is a

145 ns to 180 ns delay (dead time) between the CS1_OCP flag

being triggered and the turning on of the SR PWM outputs.

The falling edges continue to follow the programmed value.

The cycle-by-cycle current limit is always activated regardless

of the IIN overcurrent fast protection settings. The comparator

output can be completely ignored by setting Register 0xFE1F[7].

IIN Overcurrent Fast Protection

N, an internal counter, is a positive integer or zero, with an initial

value of 0. The counters work as follows:



When the CS1_OCP flag is triggered in one cycle (the

CS1 OCP comparator is triggered high), N is counted as

NCURRENT = NPREVIOUS + 2.



If the CS1_OCP flag is not triggered in one cycle and

NPREVIOUS > 0, NCURRENT = NPREVIOUS − 1.



If the CS1_OCP flag is not triggered in one cycle and

NPREVIOUS = 0, NCURRENT = 0.

When the value of N reaches the limit specified by IIN_OC_

FAST_FAULT_LIMIT, the IIN_OC_FAST_FAULT flag is

triggered (see Figure 36).

CS1 CYCLE-BY-CYCLE CURRENT

LIMIT REFERENCE

CS1 SIGNAL

COMPARATOR

OUTPUT

IIN_OC_FAST_FAULT

FLAG REG 0xFEA0[5]

IIN_OC_FAST_FAULT

FLAG REG 0x7C[2]

IIN_OC_FAST_FAULT

FLAG REG 0xFEA3[5]

Figure 36. IIN Overcurrent Fast Fault Triggering

For the single-ended topologies, such as forward converter and

buck converter, a switching cycle consists of one cycle. For the

double-ended topologies, such as full bridge converter, half

bridge converter, and push pull converter, there are two cycles

in a switching cycle. The IIN_OC_FAST_FAULT_LIMIT bits

are in Register 0xFE1A[6:4]. In Figure 36, the IIN_OC_FAST_

FAULT_LIMIT value is set to 8.

The response of the IIN_OC_FAST_FAULT flag can be

programmed in the IIN_OC_FAST_FAULT_RESPONSE bits

(Register 0xFE00[3:0]). See the Manufacturer Specific Protection

Responses section and the register settings for the action details.

Matched Cycle-by-Cycle Current Limit in a Half Bridge

Converter

For the half bridge converter, the cycle-by-cycle current-limit

feature, described in the CS1 Cycle-by-Cycle Current Limit,

cannot guarantee the balance of duty cycles between two half

cycles in one switching cycle.

The imbalances of each half cycle can cause the center point voltage

of the capacitive divider to drift from VIN/2 toward either the ground

or the input voltage, VIN. This drift, in turn, can lead to output

voltage regulation failure, transformer saturation, and doubling of

the drain to source voltage (VDS) stress of the synchronous rectifiers.

To compensate for these imbalances, matched cycle-by-cycle

current limiting is implemented in the ADP1050 by forcing

each cycle to be equalized, or matched, to the previous one.

When the matched cycle-by-cycle current limit is triggered, the

duty cycle in the following half cycle exactly matches the actual

duty cycle in the preceding half cycle. However, the cycle-by-cycle

current limit is always the highest priority to terminate the PWM

channels. For example, if one previous cycle has a duty cycle of

20% under a cycle-by-cycle current-limit condition, also match the

following cycle to a duty cycle of 20%. However, if the cycle-by-

cycle current limit occurs in the following cycle and it must

terminate the PWM with a smaller duty cycle, the cycle-by-

cycle current limit takes higher priority and the duty cycle can

be a value that is smaller than 20%.

The matched cycle-by-cycle current limit is enabled by

ADP1050ACPZ-R7 数据表(PDF) 34 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

ADP1050ACPZ-R7 数据表(PDF) 34 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载