数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADP1050ACPZ-R7 数据表(PDF) 7 Page - Analog Devices

部件名 ADP1050ACPZ-R7
功能描述  Versatile digital voltage mode controller
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 7 Page - Analog Devices

Back Button ADP1050ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADP1050ACPZ-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 93 page
background image
ADP1050
Data Sheet
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
RTD TEMPERATURE SENSE PIN
Input Voltage Range
VIN
0
1.6
V
Voltage from RTD to AGND
Source Current
Factory default setting
Register 0xFE2D = 0xE6
44.6
46
47.3
μA
Register 0xFE2D = 0xB0
38.6
40
42
μA
Register 0xFE2D = 0x80
28.6
30
31.8
μA
Register 0xFE2D = 0x40
18.6
20
21.6
μA
Register 0xFE2D = 0x00
9.1
10
11
μA
RTD ADC
Valid Input Voltage Range
VIN
0
1.6
V
ADC Clock Frequency
1.56
MHz
Register Update Rate
10
ms
Measurement Resolution
12
Bits
Measurement Accuracy
−0.3
+0.45
% FSR
2% to 20% of the input voltage range
−4.8
+7.2
mV
−2
+2
% FSR
0% to 100% of the input voltage range
−80
+80
mV
OTP Digital Comparator
Triggers OT_FAULT flag
Threshold Accuracy
−0.9
+0.25
% FSR
T = 85°C with 100 kΩ||16.5 kΩ
−14.4
+4
mV
−0.5
+1.1
% FSR
T = 100°C with 100 kΩ||16.5 kΩ
−8
+17.6
mV
Comparator Update Speed
10
ms
Temperature Readings According to
Internal Linearization Scheme
Source current is set to 46 µA
(Register 0xFE2D = 0xE6); NTC R25 = 100 kΩ
(1%); beta = 4250 (1%); REXT = 16.5 kΩ (1%)
7
°C
25°C to 100°C
5
°C
100°C to 125°C
PG/ALT (OPEN-DRAIN) PIN
Output Low Level
VOL
0.4
V
Sink current = 10 mA
CTRL PIN
Input Low Level
VIL
0.4
V
Input High Level
VIH
VDD − 0.8
V
Leakage Current
1.0
µA
SYNI/FLGI PIN
Input Low Level
VIL
0.4
V
Input High Level
VIH
VDD − 0.8
V
Synchronization Range % of Internal Clock
Period
tSYNC
90
110
%
SYNI Positive Pulse Width
360
ns
External clock applied on the
SYNI/FLGI pin
SYNI Negative Pulse Width
360
ns
External clock applied on the
SYNI/FLGI pin
SYNI Period Drift
280
ns
Period drift between two consecutive
external clocks
Leakage Current
1.0
µA
SDA AND SCL PINS
Input Low Voltage
VIL
0.8
V
Input High Voltage
VIH
VDD − 0.8
V
Output Low Voltage
VOL
0.4
V
Sink current = 3 mA
Leakage Current
−5
+5
µA
Rev. A | Page 6 of 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com