ADP1050ACPZ-R7 datasheet(83/93 Pages) AD

83 / 93 page

ADP1050

Data Sheet

Figure 57 and Register 0xFE3C describe the modulation limit settings.

tRY

tFY

t0, START OF

SWITCHING CYCLE

tS/2

tS, END OF

SWITCHING CYCLE

tS/2

OUTX

OUTY

MODU_LIMIT

Figure 57. Setting Modulation Limits

Table 137. Register 0xFE3C—Modulation Limit

Bits

Bit Name/Function

R/W

Description

[7:0]

Modulation limit

R/W

This register sets the modulation limit, tMODU_LIMIT (maximum duty cycle). The modulation

limit is the maximum time variation for the modulated edges from the default timing

(see Figure 57). The step size of an LSB depends on the switching frequency.

Switching Frequency Range (kHz)

LSB Step Size (ns)

49 to 87

97.5 to 184

195.5 to 379

390.5 to 625

Table 138. Register 0xFE3D—Feedforward and Soft Start Filter Gain

Bits

Bit Name/Function

R/W

Description

Soft start enable of open-loop

input voltage feedforward

operation

R/W

Setting this bit enables the soft start procedure of the open-loop input voltage

feedforward operation.

Set Bit 6 if this function is used.

Open-loop input voltage

feedforward operation enable

R/W

0 = open-loop input voltage feedforward operation is disabled.

1 = open-loop input voltage feedforward operation is enabled.

High frequency ADC debounce

time

R/W

This bit sets the debounce time for detecting the settling of the VS high frequency ADC.

Bit 4 must be set to 1 to enable this function.

0 = 5 ms debounce time.

1 = 10 ms debounce time.

High frequency ADC debounce

enable

R/W

Setting this bit enables a debounce time for detecting the settling of the VS high frequency

ADC at the end of a soft start. The debounce time is set using Bit 5.

Feedforward ADC selection

R/W

Always set this bit to select the 11-bit VF ADC (factory default setting).

Feedforward enable

R/W

This bit enables or disables feedforward control during closed-loop operation.

0 = closed-loop input voltage feedforward control is disabled.

1 = closed-loop input voltage feedforward control is enabled.

[1:0]

Soft start filter gain

R/W

These bits set the soft start gain of the soft start filter.

Bit 1

Bit 0

Soft Start Filter Gain

Rev. A | Page 82 of 92

ADP1050ACPZ-R7 数据表(PDF) 83 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 83 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载