ADP1050ACPZ-R7 datasheet(79/93 Pages) AD

79 / 93 page

ADP1050

Data Sheet

Table 118. Register 0xFE1F—CS1 Cycle-by-Cycle Current-Limit Settings

Bits

Bit Name/Function

R/W

Description

CS1 cycle-by-cycle current-

limit comparator ignored

R/W

Setting this bit causes the CS1 OCP comparator output to be ignored. The CS1_OCP internal

flag is always cleared.

[6:4]

Leading edge blanking

R/W

These bits determine the leading edge blanking time. During this time, the CS1 OCP comparator

output is ignored. This time is measured from the rising edges of OUTA and OUTB

(programmable in Register 0xFE1D[1:0]).

Bit 6

Bit 5

Bit 4

Leading Edge Blanking Time (ns)

120

200

400

600

800

[3:2]

Reserved

R/W

Reserved.

[1:0]

CS1 cycle-by-cycle

current-limit

debounce time

R/W

These bits set the CS1 cycle-by-cycle current-limit debounce time. This is the minimum time

that the CS1 signal must be constantly above the CS1 cycle-by-cycle current-limit reference

before the PWM outputs are shut down. When this happens, the selected PWM outputs can

be disabled for the remainder of the switching cycle.

Bit 1

Bit 0

Debounce Time (ns)

120

VOLTAGE SENSE AND LIMIT SETTING REGISTERS

Table 119. Register 0xFE20—VS Gain Trim

Bits

Bit Name/Function

R/W

Description

Trim polarity

R/W

0 = positive gain is introduced.

1 = negative gain is introduced.

[6:0]

VS gain trim

R/W

These bits set the amount of gain trim that is applied to the VS ADC reading. This register trims the

voltage reading in the READ_VOUT command after the VOUT_CAL_OFFSET trimming is completed.

This register is trimmed until the READ_VOUT reading in the register exactly matches the output

voltage measurement result.

Table 120. Register 0xFE25—Prebias Start-Up Enable

Bits

Bit Name/Function

R/W

Description

Prebias startup

enable

R/W

Setting this bit enables the prebias start-up function. If it is enabled, the soft start ramp starts from the

current output voltage. The initial PWM modulation value is generated based on the following: the

initial modulation calculation, set Register 0xFE6C[1] = 1, unless closed-loop input voltage

feedforward operation mode is in use.

[6:0]

Reserved

R/W

Reserved.

Table 121. Register 0xFE26—VOUT_OV_FAULT Flag Debounce

Bits

Bit Name/Function

R/W

Description

[7:6]

VOUT_OV_FAULT

flag debounce

R/W

These bits set the VOUT_OV_FAULT flag debounce time.

Bit 7

Bit 6

Typical Debounce Time (μs) (Delay Time 1)

[5:0]

Reserved

R/W

Reserved

Rev. A | Page 78 of 92

ADP1050ACPZ-R7 数据表(PDF) 79 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

ADP1050ACPZ-R7 数据表(PDF) 79 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载