ADP1050ACPZ-R7 datasheet(72/93 Pages) AD

72 / 93 page

Data Sheet

ADP1050

Table 98. Register 0xFE03—Flag Response, FLAGIN_RESPONSE

Bits

Bit Name/Function

R/W

Description

[7:4]

Reserved

R/W

Reserved.

[3:2]

Fault response

R/W

These bits specify the action when the flag is set.

Bit 3

Bit 2

Fault Response

Continues operation without interruption.

Disable SR1 and SR2.

Disable all PWM outputs.

Reserved.

[1:0]

Action after the fault

flag is cleared

R/W

These bits specify the action when the flag is cleared.

Bit 1

Bit 0

Action After Fault Flag Clears

After the flag reenable delay time, the PWM outputs are reenabled with a soft start.

The PWM outputs are reenabled immediately without a soft start.

A PSON signal, programmed in Register 0x01, Register 0x02, and/or the CTRL pin, is

needed to reenable the PWM outputs.

Reserved.

Table 99. Register 0xFE05—Flag Reenable Delay, VDD_OV_RESPONSE

Bits

Bit Name/Function

R/W

Description

[7:6]

Flag reenable delay

R/W

These bits specify the global delay from the time when a manufacturer specific flag is cleared to the

soft start.

Bit 7

Bit 6

Typical Delay Time

250 ms

500 ms

1 sec

2 sec

VDD_OV flag ignore

R/W

This bit enables or disables the VDD_OV flag.

0 = VDD_OV flag is set when there is a VDD overvoltage condition. When there is a VDD overvoltage

condition, the flag is set and the ADP1050 shuts down. When the VDD overvoltage condition ends,

the flag is cleared and the device downloads the EEPROM contents before restarting with a soft

start process.

1 = VDD_OV flag is always cleared. When there is a VDD overvoltage condition, the flag is always

cleared and the device continues to operate without interruption.

VDD_OV flag

debounce

R/W

This bit sets the debounce time for the VDD_OV flag.

0 = 500 μs debounce time.

1 = 2 μs debounce time.

[3:0]

Reserved

R/W

Reserved.

Rev. A | Page 71 of 92

ADP1050ACPZ-R7 数据表(PDF) 72 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 72 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

ADP1050ACPZ-R7 数据表(PDF) 72 Page - Analog Devices

ADP1050ACPZ-R7 数据表(HTML) 72 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载