ST7DALIF2 datasheet(150/171 Pages) STMICROELECTRONICS

150 / 171 page

Electrical characteristics

ST7DALIF2

150/171

RESET pin protection when LVD is enabled

When the LVD is enabled, it is recommended to protect the RESET pin as shown in

Figure 87 and follow these guidelines:

The reset network protects the device against parasitic resets.

The output of the external reset circuit must have an open-drain output to drive the ST7

reset pad. Otherwise the device can be damaged when the ST7 generates an internal

reset (LVD or watchdog).

Whatever the reset source is (internal or external), the user must ensure that the level

on the RESET pin can go below the VIL max. level specified in Section 20.8. Otherwise

the reset will not be taken into account internally.

Because the reset circuit is designed to allow the internal RESET to be output in the

RESET pin, the user must ensure that the current sunk on the RESET pin (by an

external pull-up for example) is less than the absolute maximum value specified for

IINJ(RESET) in Section 20.2 on page 128.

When the LVD is enabled, it is mandatory not to connect a pull-up resistor. A 10nF pull-

down capacitor is recommended to filter noise on the reset line.

In case a capacitive power supply is used, it is recommended to connect a 1M ohm

pull-down resistor to the RESET pin to discharge any residual voltage induced by this

capacitive power supply (this will add 5 µA to the power consumption of the MCU).

Tips when using the LVD:

●

Check that all recommendations related to reset circuit have been applied (see section

above)

●

Check that the power supply is properly decoupled (100 nF + 10 µF close to the MCU).

Refer to AN1709. If this cannot be done, it is recommended to put a 100 nF + 1M Ohm

pull-down on the RESET pin.

●

The capacitors connected on the RESET pin and also the power supply are key to

avoiding any start-up marginality. In most cases, steps 1 and 2 above are sufficient for a

robust solution. Otherwise: Replace 10 nF pull-down on the RESET pin with a 5 µF to

20 µF capacitor.

Figure 87.

RESET pin protection when LVD is enabled.

0.01

μF

ST72XXX

PULSE

GENERATOR

Filter

RON

VDD

INTERNAL

RESET

EXTERNAL

Required

Optional

WATCHDOG

LVD RESET

ILLEGAL OPCODE

ST7DALIF2 数据表(PDF) 150 Page - STMicroelectronics

ST7DALIF2 数据表(HTML) 150 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载