ST10F296 datasheet(156/346 Pages) STMICROELECTRONICS

156 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

Parallel ports

ST10F296E

156/346

Note:

The open-drain output option can only be selected via software during the initialization

routine. The CS0 signal is in push-pull output driver mode directly after reset (see Figure 50

on page 156).

The bus arbitration signals HOLD, HLDA and BREQ are selected with the HLDEN bit in the

PSW register. When the bus arbitration signals are enabled via HLDEN, these pins are

switched automatically to the appropriate direction. The pin drivers for HLDA and BREQ are

automatically enabled while the pin driver for HOLD is automatically disabled (see Figure 51

on page 157 and Figure 52 on page 158).

Figure 50.

Block diagram of Port 6 pins 7, 6, 1, 0

MUX

Open-drain

latch

Write ODP6.y

Read ODP6.y

Direction

latch

Write DP6.y

Read DP6.y

MUX

Input

latch

Clock

P6.y

Output

buffer

y = (7, 6, 1, 0)

Port output

latch

Read P6.y

Write P6.y

Alternate

data

output

MUX

Alternate

function

enable

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 数据表(PDF) 156 Page - STMicroelectronics

ST10F296 数据表(HTML) 156 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST10F296 数据表(PDF) 156 Page - STMicroelectronics

ST10F296 数据表(HTML) 156 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载