HC705JJ7GRSSLASHD datasheet(15/230 Pages) NXP

15 / 230 page

List of Figures

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

List of Figures

Figure

Title

Page

10-1

Core Timer Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . .148

10-2

Core Timer Status and Control Register (CTSCR) . . . . . .149

10-3

Core Timer Counter Register (CTCR) . . . . . . . . . . . . . . . .151

10-4

COP and Security Register (COPR) . . . . . . . . . . . . . . . . .152

11-1

Programmable Timer Overall Block Diagram . . . . . . . . . . .157

11-2

Programmable Timer Block Diagram . . . . . . . . . . . . . . . . .158

11-3

Programmable Timer Registers (TMRH and TMRL) . . . . .159

11-4

Alternate Counter Block Diagram . . . . . . . . . . . . . . . . . . . .160

11-5

Alternate Counter Registers (ACRH and ACRL) . . . . . . . .161

11-6

Timer Input Capture Block Diagram . . . . . . . . . . . . . . . . . .162

11-7

Input Capture Registers (ICRH and ICRL) . . . . . . . . . . . . .163

11-8

Timer Output Compare Block Diagram . . . . . . . . . . . . . . .164

11-9

Output Compare Registers (OCRH and OCRL). . . . . . . . .165

11-10

Timer Control Register (TCR) . . . . . . . . . . . . . . . . . . . . . .166

11-11

Timer Status Register (TSR) . . . . . . . . . . . . . . . . . . . . . . .168

12-1

Personality EPROM Block Diagram . . . . . . . . . . . . . . . . . .172

12-2

PEPROM Bit Select Register (PEBSR) . . . . . . . . . . . . . . .173

12-3

PEPROM Status and Control Register (PESCR) . . . . . . . .174

13-1

EPROM Programming Register (EPROG) . . . . . . . . . . . . .180

13-2

Mask Option Register (MOR) . . . . . . . . . . . . . . . . . . . . . . .182

13-3

EPROM Security in COP Register (COP) . . . . . . . . . . . . .184

15-1

SIOP Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .217

15-2

Stop Recovery Timing Diagram . . . . . . . . . . . . . . . . . . . . .218

15-3

Internal Reset Timing Diagram. . . . . . . . . . . . . . . . . . . . . .219

15-4

Low-Voltage Reset Timing Diagram. . . . . . . . . . . . . . . . . .219

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 15 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载