数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC705JJ7GRS/D 数据表(PDF) 67 Page - NXP Semiconductors

部件名 HC705JJ7GRS/D
功能描述  Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 67 Page - NXP Semiconductors

Back Button HC705JJ7GRS/D Datasheet HTML 63Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 64Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 65Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 66Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 67Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 68Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 69Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 70Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 71Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 230 page
background image
Resets
Reset States
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
General Release Specification
Resets
5.6.7 Analog Subsystem
A reset has the following effects on the analog subsystem:
Clears all the bits in the multiplex register (AMUX) bits except the
hold switch bit (HOLD) which is set
Clears all the bits in the analog control register (ACR)
Clears all the bits in the analog status register (ASR)
A reset, therefore, connects the negative input of comparator 2 to the
channel selection bus, which is switched to VSS. Both comparators are
set up as non-inverting (a higher positive voltage on the positive input
results in a positive output) and both are powered down. The current
source and discharge device on the PB0/AN0 pin is disabled and
powered down. Any analog subsystem interrupt flags are cleared and
the analog interrupt is disabled. Direct drive by comparator 1 to the PB4
pin and the voltage offset to the sample capacitor are disabled (if both
are enabled by the OPT bit being set in the MOR).
5.6.8 External Oscillator and Internal Low-Power Oscillator
A reset presets the oscillator select bits (OM1 and OM2) in the interrupt
status and control register (ISCR) such that the device runs from the
internal oscillator (OM1 = 0, OM2 = 1) which has the following effects on
the oscillators:
The internal low-power oscillator is enabled and selected
The external oscillator is disabled
The CPU bus clock is driven from the internal low-power oscillator
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com