| 数据搜索系统,热门电子元器件搜索 |
|
HC705JJ7GRS/D 数据表(PDF) 91 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JJ7GRS/D 数据表(HTML) 91 Page - NXP Semiconductors |
|
91 / 230 page ![]() Parallel Input/Output Port B MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0 General Release Specification Parallel Input/Output Table 7-2. Port B Pin Functions — PB0:4 Port B Pin Control Bits PORTB Access (Pin or Data Register) Result on Port B Pins Comparator 1 Timer SWPDI in MOR Port B CMP1 COE1 OPT in MOR OLVL PDIBx DDRBx* Read Write Pulldown Pin PB0 PB1 PB2 PB3 XXXX 0 0 0 Pin Data On PBx In 0 1 0 Pin Data Off PBx In 1 X 0 Pin Data Off PBx In X X 1 Data Data Off PBx Out PB4 XXXX 0 0 0 Pin Data On PB4 In 0 1 0 Pin Data Off PB4 In 1 X 0 Pin Data Off PB4 In X X 0 0 X X 1 Data Data Off PB4 Out X 0 1 0 X X 1 Data Data Off PB4 Out 0110 X X 1 Data Data Off PB4 Out X X X 1 X X 1 1 Data Off 1 1 1 1 X X X 1 1 Data Off 1 * DDRB can always be read or written. X = Don’t Care Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |