HC705JJ7GRSSLASHD datasheet(42/230 Pages) NXP

42 / 230 page

Central Processor Unit (CPU)

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Central Processor Unit (CPU)

3.6 Program Counter (PC)

The program counter is a 16-bit register that contains the address of the

next instruction or operand to be fetched as shown in Figure 3-5. The

three most significant bits of the program counter are ignored internally

and appear as 111 during stacking and subroutine calls.

Normally, the address in the program counter automatically increments

to the next sequential memory location every time an instruction or

operand is fetched. Jump, branch, and interrupt operations load the

program counter with an address other than that of the next sequential

location.

3.7 Condition Code Register (CCR)

The condition code register is an 8-bit register whose three most

significant bits are permanently fixed at 111 as shown in Figure 3-6. The

condition code register contains the interrupt mask and four flags that

indicate the results of the instruction just executed. The following

paragraphs describe the functions of the condition code register.

Bit

Read:

Write:

Reset:

Loaded with Vector from $1FFE and $1FFF

Figure 3-5. Program Counter (PC)

Bit 7

654321

Bit 0

Read:

111

Write:

Reset:

1U1U

U = Unaffected

Figure 3-6. Condition Code Register (CCR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 42 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 42 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载