HC705JJ7GRSSLASHD datasheet(66/230 Pages) NXP

66 / 230 page

Resets

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Resets

5.6.5 16-Bit Programmable Timer

A reset has the following effects on the 16-bit programmable timer:

•

Initializes the timer counter registers (TMRH and TMRL) to a value

of $FFFC

•

Initializes the alternate timer counter registers (ACRH and ACRL)

to a value of $FFFC

•

Clears all the interrupt enables and the output level bit (OLVL) in

the timer control register (TCR)

•

Does not affect the input capture edge bit (IEDG) in the TCR

•

Does not affect the interrupt flags in the timer status register (TSR)

•

Does not affect the input capture registers (ICRH and ICRL)

•

Does not affect the output compare registers (OCRH and OCRL)

5.6.6 Serial Interface

A reset has the following effects on the serial interface:

•

Clears all bits in the SIOP control register (SCR)

•

Clears all bits in the SIOP status register (SSR)

•

Does not affect the contents of the SIOP data register (SDR)

A reset, therefore, disables the SIOP and leaves the shared port B pins

as general I/O. Any pending interrupt flag is cleared and the SIOP

interrupt is disabled. Also the baud rate defaults to the slowest rate.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 66 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 66 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载