HC705JJ7GRSSLASHD datasheet(63/230 Pages) NXP

63 / 230 page

Resets

Internal Resets

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Resets

EPMSEC — EPROM Security1

The EPMSEC bit is a write-only security bit to protect the contents of

the user EPROM code stored in locations $0700–$1FFF.

OPT — Optional Features

The OPT bit enables two additional features: direct drive by

comparator 1 output to PB4; and voltage offset capability to sample

capacitor in analog subsystem.

1 = Optional features enabled

0 = Optional features disabled

COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic zero to COPC

prevents the COP watchdog from resetting the MCU. Reset clears the

COPC bit.

1 = No effect on COP watchdog timer

0 = Reset COP watchdog timer

The COP watchdog reset will assert the pulldown device to pull the

RESET pin low for three to four cycles of the internal bus.

The COP watchdog reset function can be enabled or disabled by

programming the COPEN bit in the MOR.

1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or

copying the EPROM/OTPROM difficult for unauthorized users.

$1FF0

Bit 7

654321

Bit 0

Read:

EPMSEC

OPT

Write:

COPC

Reset:

UUUUUUU

= Unimplemented

U = Unaffected

Figure 5-2. COP and Security Register (COPR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 63 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 63 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载