HC705JJ7GRSSLASHD datasheet(52/230 Pages) NXP

52 / 230 page

Interrupts

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Interrupts

NOTE:

The response of the IRQ/VPP pin can be affected if the external interrupt

capability of the PA0 through PA3 pins is enabled. If the port A pins are

enabled as external interrupts, then any high level on a PA0–PA3 pin will

cause the IRQ changes and state to be ignored until all of the PA0–PA3

pins have returned to a low level.

4.6.2 PA0–PA3 Pins

Programming the PIRQ bit in the MOR to a logic one enables the

PA0–PA3 pins (PA0:3) to serve as additional external interrupt sources.

A rising edge on a PA0:3 pin latches an external interrupt request. After

completing the current instruction, the CPU tests the IRQ latch. If the

IRQ latch is set, the CPU then tests the I bit in the condition code register

and the IRQE bit in the ISCR. If the I bit is clear and the IRQE bit is set,

the CPU then begins the interrupt sequence. The CPU clears the IRQ

latch while it fetches the interrupt vector, so that another external

interrupt request can be latched during the interrupt service routine. As

soon as the I bit is cleared during the return from interrupt, the CPU can

recognize the new interrupt request.

The PA0:3 pins can be edge-triggered or edge- and level-triggered.

External interrupt triggering sensitivity is selected by the LEVEL bit in the

MOR.

With the edge- and level-sensitive trigger MOR option, a rising edge or

a high level on a PA0:3 pin latches an external interrupt request. The

edge- and level-sensitive trigger MOR option allows connection to a

PA0:3 pin of multiple wired-OR interrupt sources. As long as any source

is holding the pin high, an external interrupt request is present, and the

CPU continues to execute the interrupt service routine.

With the edge-sensitive only trigger MOR option, a rising edge on a

PA0:3 pin latches an external interrupt request. A subsequent external

interrupt request can be latched only after the voltage level of the

previous interrupt signal returns to a logic zero and then rises again to a

logic one.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 52 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载