HC705JJ7GRSSLASHD datasheet(41/230 Pages) NXP

41 / 230 page

Central Processor Unit (CPU)

Index Register (X)

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Central Processor Unit (CPU)

3.4 Index Register (X)

The index register is a general-purpose 8-bit register as shown in Figure

3-3. In the indexed addressing modes, the CPU uses the byte in the

index register to determine the conditional address of the operand.

The 8-bit index register can also serve as a temporary data storage

location.

3.5 Stack Pointer (SP)

The stack pointer is a 16-bit register that contains the address of the next

location on the stack as shown in Figure 3-4. During a reset or after the

reset stack pointer (RSP) instruction, the stack pointer initializes to

$00FF. The address in the stack pointer decrements as data is pushed

onto the stack and increments as data is pulled from the stack.

The 10 most significant bits of the stack pointer are permanently fixed at

0000000011, so the stack pointer produces addresses from $00C0 to

$00FF. If subroutines and interrupts use more than 64 stack locations,

the stack pointer wraps around to address $00FF and begins writing

over the previously stored data. A subroutine uses two stack locations;

an interrupt uses five locations.

Bit 7

654321

Bit 0

Read:

Write:

Reset:

Unaffected by Reset

Figure 3-3. Index Register (X)

Bit

Read:

000000011

Write:

Reset:

Figure 3-4. Stack Pointer (SP)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 41 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 41 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载