HC705JJ7GRSSLASHD datasheet(37/230 Pages) NXP

部件名	HC705JJ7GRS/D

功能描述	Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)

PDF	230 Pages

Scroll/Zoom	100%

制造商	NXP [NXP Semiconductors]

网页	http://www.nxp.com

标志

37 / 230 page

Memory

EPROM

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Memory

2.7 EPROM

The EPROM is located in two areas of the memory map:

•

Addresses $0700–$1EFF contain 6144 bytes of user EPROM.

•

Addresses $1FF0–$1FFF contain 16 bytes of EPROM reserved

for user vectors and COP and security register, and the mask

option register.

2.8 COP Register

As shown in Figure 2-6, a register location is provided at $1FF0 to set

the EPROM security1, select the optional features, and reset the COP

watchdog timer. The OPT bit controls the function of the PB4 port pin

and the availability to add an offset to any measured analog voltages.

See 8.5 Analog Status Register for more information

1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or

copying the EPROM/OTPROM difficult for unauthorized users.

$1FF0

Bit 7

54321

Bit 0

Read:

EPMSEC

OPT

Write:

COPC

= Unimplemented

Figure 2-6. COP and Security Register (COPR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 37 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载