PC87570-ICCSLASHVUL datasheet(23/168 Pages) NSC

23 / 168 page

Signal/Pin Connection and Description

www.national.com

HIOW

145

159

TTL

Host I/O Write. Active-low input that signals an

I/O data write by the host processor.

HMEMCS

143

157

TTL

Host BIOS Memory Chip Select. This signal is

in use when the shared memory conﬁguration is

enabled (SHBM=0). See pin “SHBM” below .

See also Table 2-5 on page 27.

HMEMRD

148

162

TTL

Host Memory Read. Active-low input that sig-

nals a memory data read by the host processor.

This signal is in use when the shared memory

conﬁguration is enabled (SHBM=0). See pin

“SHBM” below . See also Table 2-5 on page 27.

HMEMWR

149

163

TTL

Host Memory Write. Active-low input that sig-

nals a memory data write by the host processor.

This signal is in use when the shared memory

conﬁguration is enabled (SHBM=0). See pin

“SHBM” below . See also Table 2-5 on page 27.

For AC parameters, refer to Section 19.5.4 on

page 150.

HMR

150

164

CMOSS

Master Reset. A rising edge that resets the

PC87570. See details at Section 2.3.4 on page

26.

HPWRON

151

165

CMOSS

Host Power On. Indicates that the host power

supply is on, and the host bus interface signals

are valid. While HPWRON is low, the host

inputs are ignored, and all outputs are either

ﬂoating or driven low. See Section 5.11.2 on

page 53.

HRMS

105

STRAP

Host Reset Mode Select, strap pin. When pulled

high during power-up reset, enables sending

reset event to the Host processor when the

shared BIOS is accessed while the PC87570 is

not in Active mode, or the MCFG.SHOFF or

MCFG.SHMEN are 0. When low, the host

access is extended until the PC87570 com-

pletes its execution.

HRSTO

Host Reset Output

IRQ1

142

156

TTL

CMHD2

OD2

Interrupt 1. Active-high output to signal a key-

board interrupt. This bit is set when the KBC

port output buffer is full with data to the key-

board driver.

IRQ8

141

155

OD2

Interrupt 8. Active-low output that Indicates an

RTC interrupt.

IRQ11

140

154

TTL

CMHD2

OD2

Interrupt 11. Active-high output that indicates an

output buffer full in the Power Management port

of the Host I/F.

IRQ12

139

153

TTL

CMHD2

OD2

Interrupt 12. Active-high output that indicates a

mouse interrupt. This bit is set when the KBC

port output buffer is full with data for the mouse

driver.

ISE

TTL

ISE Interrupt. Reserved for use by the develop-

ment system.

Signal

Pin Number

Buffer Type

Function

160-pin

176-pin

Input

Output

PC87570-ICC/VUL 数据表(PDF) 23 Page - National Semiconductor (TI)

PC87570-ICC/VUL 数据表(HTML) 23 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87570-ICC/VUL 数据表(PDF) 23 Page - National Semiconductor (TI)

PC87570-ICC/VUL 数据表(HTML) 23 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载