| 数据搜索系统,热门电子元器件搜索 |
|
PC87570-ICC/VUL 数据表(PDF) 33 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87570-ICC/VUL 数据表(HTML) 33 Page - National Semiconductor (TI) |
|
33 / 168 page ![]() Signal/Pin Connection and Description 33 www.national.com Table 2-7. External Memory Configuration Settings Table 2-8. External Memory Address Expansion Scheme 1. Legend: X - Alternate function used (I/O port) Ai - Signal outputs address bit i when the External Memory accessed Page - Signal outputs the page defined in the Page Register. 2.8.3 Accessing I/O Expansion Space The I/O expansion protocol permits you to implement I/O ports in the system, besides those available on-chip, in all three environments (IRD, IRE and Dev). In IRD and Dev en- vironments, the I/O expansion protocol enables you to im- plement the functionality of I/O ports PF, PG and PH using off-chip external logic. Access to these ports is through the addresses defined in Chapter A on page 156. The I/O ex- pansion space is mapped to the address space FB00- FBFFh. You can use the I/O expansion space as follows: q Addresses in the range FB00h-FB11h may be used to restore GPIO ports PF, PG and PH. q Address FBFEh is used only in Dev environment by the MCFGSH Register, and must be written after each write to the MCFG with the same data written to the MCFG. q Addresses in the range FB30h-FB5Fh are reserved for development board use. The protocol accesses the off-chip I/O expansion using I/O zone of the BIU. The zone select signal (SELIO), address lines A0-7 and the RD and WR0 signals, are used to inter- face to the off-chip logic. External Memory Configuration MCFG SZCFG0.BW Interface Signals SHOFF A15E EXM16 Control Data Addr Disabled 0 X X X X X X 32K x8 1 0 0 0 SEL0, WR0, RD D0-7 A0-14 64K x8 1 1 0 0 A0-15 32K x16 1 0 1 1 SEL0, WR0-1, RD D0-15 A0-14 64K x16 1 1 1 1 A0-15 SHBM PEALT.1 MCFG.A15E A181 A17 A16 A15 10 0X X X X 1 X X X A15 0 0 1 X Page17 Page16 A15 1 Page18 0 56 K 64 K 128 K 256 K 192 K Address Map External Memory Address PC87570 32 K MCFG.A15E=0 MCFG.A15E=1 56 K Figure 2-4. External Memory (Zone 0) Address Range |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |