数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87570-ICC/VUL 数据表(PDF) 43 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87570-ICC/VUL
功能描述  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87570-ICC/VUL 数据表(HTML) 43 Page - National Semiconductor (TI)

Back Button PC87570-ICC/VUL Datasheet HTML 39Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 40Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 41Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 42Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 43Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 44Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 45Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 46Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 47Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 168 page
background image
Bus Interface Unit (BIU)
43
www.national.com
3.3.7
I/O Expansion Bus Cycles
The I/O expansion bus cycles enables you to implement the
functionality of on-chip I/O ports (when the pins of the on-
chip I/O ports are used to support IRD or Dev environment)
and/or additional ports, using off-chip external logic.
I/O expansion bus cycles access the off-chip I/O device us-
ing the following signals:
q
SELIO
q
Address lines A0-7
q
The RD and WR0-1 signals may be used.
The design minimizes the off-chip logic required to imple-
ment the I/O ports. It is costly to implement a port with pins
individually configured for input or output. Implementing
ports which are input only or output only, reduces expenses.
I/O expansion bus cycle is not generated during an access
to a port register when:
q
Any port pin is available on-chip
q
All port pins are inputs, and the port is being written.
I/O Expansion Read/Write Bus Cycle
These cycles are always preceded by a Tidle clock cycle.
See Figure 3-13. The I/O zone is not burstable.
CLK
A0-18
SELx
SELy
RD
WR0-1
D0-15
Fast
Late Write
Fast
TIdle
T1-2
T1
T2
T1-2
T1
Read
Read
TIdle
In
Out
In
BST0-2
(x
y)
(y
x)
Idle
Cycle
Figure 3-12. Fast Read Bus Cycle
CLK
A0-18
SELIO
RD
WR0-1
D0-15
Read
Write
TIdle
T1
T2
TIdle
T2
T3
T1
In
Out
BST0-2
Figure 3-13. I/O Expansion Bus Cycles (BCFG.EWR = 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com