| 数据搜索系统,热门电子元器件搜索 |
|
AD9546/PCBZ 数据表(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9546/PCBZ 数据表(HTML) 9 Page - Analog Devices |
|
9 / 205 page ![]() Data Sheet AD9546 Rev. 0 | Page 9 of 205 SYSTEM CLOCK INPUTS, XOA AND XOB Table 5. Parameter Min Typ Max Unit Test Conditions/Comments SYSTEM CLOCK MULTIPLIER Output Frequency Range 2250 2415 MHz The frequency range of the internal voltage controlled oscillator (VCO) places limits on the choice of the system clock input frequency Phase Frequency Detector (PFD) Rate 20 300 MHz SYSTEM CLOCK INPUT DIRECT PATH The direct path requires ac coupling to the XOA and XOB pins (see Figure 31). Do not enable the frequency doubler when using the direct path Input Frequency Range 20 300 MHz Degraded phase noise performance typically occurs for frequencies below 50 MHz appearing at the input of the phase frequency detector of the system clock PLL; for optimal phase noise performance, the recommendation is to use the quartz crystal resonator path (instead of the direct path), a crystal resonator with a resonant frequency ≥50 MHz, the frequency doubler enabled, and the device configured to use the system clock Compensation Method 3 (see the System Clock Compensation section) Input Duty Cycle 40 60 % Self Biased Common-Mode Voltage 0.75 V Internally generated Input Voltage For dc-coupled, single-ended operation High 0.9 V Low 0.5 V Differential Input Voltage Sensitivity 250 mV p-p Minimum voltage swing required (as measured with a differential probe) across the XOA/XOB pins to ensure switching between logic states; the instantaneous voltage on either pin must not exceed 1.2 V; accommodate the single- ended input by ac grounding the complementary input; 800 mV p-p recommended for optimal jitter performance Slew Rate for Sinusoidal Input Functional >6 V/µs Required to provide a locked and stable system clock Operational >31 V/µs Required for <1 dBc phase noise degradation System Clock Input Divider (J Divider) Frequency 100 MHz Input Resistance 5 kΩ SYSTEM CLOCK INPUT QUARTZ CRYSTAL RESONATOR PATH The crystal resonator path includes an optional frequency doubler Resonator Frequency Range 25 80 MHz Fundamental mode, AT cut crystal Crystal Motional Resistance 100 Ω For crystal resonant frequency > 52 MHz, the motional resistance must not exceed 50 Ω and the crystal load capacitance (CL) must not exceed 8 pF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |