数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9546/PCBZ 数据表(PDF) 18 Page - Analog Devices

部件名 AD9546/PCBZ
功能描述  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9546/PCBZ 数据表(HTML) 18 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 14Page - Analog Devices AD9546/PCBZ Datasheet HTML 15Page - Analog Devices AD9546/PCBZ Datasheet HTML 16Page - Analog Devices AD9546/PCBZ Datasheet HTML 17Page - Analog Devices AD9546/PCBZ Datasheet HTML 18Page - Analog Devices AD9546/PCBZ Datasheet HTML 19Page - Analog Devices AD9546/PCBZ Datasheet HTML 20Page - Analog Devices AD9546/PCBZ Datasheet HTML 21Page - Analog Devices AD9546/PCBZ Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 205 page
background image
AD9546
Data Sheet
Rev. 0 | Page 18 of 205
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SINGLE-ENDED MODE
Output Frequency
1
500 × 106
Hz
Frequency range determined by driver functionality; actual
frequency synthesis may be limited by the APLL VCO
frequency range
Output Current = 12.5 mA
Voltage Swing (Peak to Peak)
HCSL Driver Mode
509
584
634
mV
Each output terminated per Figure 44 with load resistor
(RL) = 50 Ω
CML Driver Mode
456
565
644
mV
Each output terminated per Figure 44 with RL = 50 Ω
connected to VDD (nominal 1.8 V) instead of ground
Voltage Swing Midpoint
HCSL Driver Mode
255
292
317
mV
Each output terminated per Figure 44 with RL = 50 Ω
CML Driver Mode
VDD − 325
VDD − 291
VDD − 266
mV
Each output terminated per Figure 44 with RL = 50 Ω
connected to VDD (nominal 1.8 V) instead of ground
Output Current = 15 mA
Voltage Swing (Peak to Peak)
HCSL Driver Mode
645
734
796
mV
Each output terminated per Figure 44 with RL = 50 Ω
CML Driver Mode
589
721
815
mV
Each output terminated per Figure 44 with RL = 50 Ω
connected to VDD (nominal 1.8 V) instead of ground
Voltage Swing Midpoint
HCSL Driver Mode
322
367
398
mV
Each output terminated per Figure 44 with RL = 50 Ω
CML Driver Mode
VDD − 411
VDD − 367
VDD − 334
mV
Each output terminated per Figure 44 with RL = 50 Ω
connected to VDD (nominal 1.8 V) instead of ground
Rise/Fall Time
Rise/fall times based on 50 MHz output signal (parasitic load
≈ 5 pF)
HCSL
12.5 mA Drive Current
183
367
ps
15 mA Drive Current
181
348
ps
CML
12.5 mA Drive Current
178
353
ps
15 mA Drive Current
183
393
ps
Duty Cycle
HCSL
Frequency with 12.5 mA
Drive Current
50 MHz
46.5
49
51.5
%
100 MHz
43.8
48.5
53.8
%
500 MHz
36.2
42
47.8
%
Frequency with 15 mA
Drive Current
50 MHz
46.5
49
51.5
%
100 MHz
46.5
49
51.3
%
500 MHz
38
43.5
50
%
CML
Frequency with 12.5 mA
Drive Current
50 MHz
48.5
51
53.5
%
100 MHz
49
51.5
54
%
500 MHz
50
58
63
%
Frequency with 15 mA
Drive Current
50 MHz
48.5
51
53.5
%
100 MHz
49
51.5
54
%
500 MHz
50
57.5
62.5
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com