HC705JJ7GRSSLASHD datasheet(174/230 Pages) NXP

174 / 230 page

Personality EPROM

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Personality EPROM

12.3.2 PEPROM Status and Control Register (PESCR)

The PEPROM status and control register (PESCR) controls the

PEPROM programming voltage. This register also transfers the

PEPROM bits to the internal data bus and contains a flag bit when row

zero is selected.

PEDATA — PEPROM Data

This read-only bit is the output state of the PEPROM sense amplifier

and shows the state of the currently selected bit. The state of the

PEDATA bit does not affect the programming of the bit selected by the

PEBSR. Reset does not affect the PEDATA bit.

1 = PEPROM data is a logic one

0 = PEPROM data is a logic zero

PEPGM — PEPROM Program Control

This read/write bit controls the switches that apply the programming

voltage from the IRQ/VPP pin to the selected PEPROM bit cell. When

the PEPGM bit is set the selected bit cell will be programmed to a

logical one, regardless of the state of the PEDATA bit. Reset clears

the PEPGM bit.

1 = Programming voltage applied to array bit

0 = Programming voltage not applied to array bit

$000F

Bit 7

654321

Bit 0

Read:

PEDATA

PEPGM

0000

PEPRZF

Write:

RRR

Reset:

000000

= Unimplemented

= Reserved

U = Unaffected

Figure 12-3. PEPROM Status and Control Register (PESCR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 174 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 174 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载