H8SX1663 datasheet(38/1158 Pages) RENESAS

38 / 1158 page

Rev.1.00 Jun. 07, 2006 Page xxxviii of lii

Figure 15.10 Example of Serial Transmission Flowchart........................................................... 704

Figure 15.11 Example of SCI Operation for Reception

(Example with 8-Bit Data, Parity, One Stop Bit).................................................. 705

Figure 15.12 Sample Serial Reception Flowchart (1)................................................................. 707

Figure 15.12 Sample Serial Reception Flowchart (2)................................................................. 708

Figure 15.13 Example of Communication Using Multiprocessor Format

(Transmission of Data H'AA to Receiving Station A).......................................... 710

Figure 15.14 Sample Multiprocessor Serial Transmission Flowchart ........................................ 711

Figure 15.15 Example of SCI Operation for Reception (Example with 8-Bit Data,

Multiprocessor Bit, One Stop Bit) ........................................................................................ 712

Figure 15.16 Sample Multiprocessor Serial Reception Flowchart (1)........................................ 713

Figure 15.16 Sample Multiprocessor Serial Reception Flowchart (2)........................................ 714

Figure 15.17 Data Format in Clocked Synchronous Communication (LSB-First)..................... 715

Figure 15.18 Sample SCI Initialization Flowchart ..................................................................... 716

Figure 15.19 Example of Operation for Transmission in Clocked Synchronous Mode ............. 718

Figure 15.20 Sample Serial Transmission Flowchart ................................................................. 718

Figure 15.21 Example of Operation for Reception in Clocked Synchronous Mode .................. 719

Figure 15.22 Sample Serial Reception Flowchart ...................................................................... 720

Figure 15.23 Sample Flowchart of Simultaneous Serial Transmission and Reception .............. 721

Figure 15.24 Pin Connection for Smart Card Interface .............................................................. 722

Figure 15.25 Data Formats in Normal Smart Card Interface Mode ........................................... 723

Figure 15.26 Direct Convention (SDIR = SINV = O/

E = 0) ...................................................... 723

Figure 15.27 Inverse Convention (SDIR = SINV = O/

E = 1) .................................................... 724

Figure 15.28 Receive Data Sampling Timing in Smart Card Interface Mode

(When Clock Frequency is 372 Times the Bit Rate) ............................................ 725

Figure 15.29 Data Re-Transfer Operation in SCI Transmission Mode ...................................... 728

Figure 15.30 TEND Flag Set Timing during Transmission........................................................ 728

Figure 15.31 Sample Transmission Flowchart ........................................................................... 729

Figure 15.32 Data Re-Transfer Operation in SCI Reception Mode............................................ 730

Figure 15.33 Sample Reception Flowchart................................................................................. 731

Figure 15.34 Clock Output Fixing Timing ................................................................................. 731

Figure 15.35 Clock Stop and Restart Procedure......................................................................... 732

Figure 15.36 IrDA Block Diagram ............................................................................................. 733

Figure 15.37 IrDA Transmission and Reception ........................................................................ 734

Figure 15.38 Sample Transmission using DTC in Clocked Synchronous Mode........................ 740

Figure 15.39 Sample Flowchart for Software Standby Mode Transition

during Transmission .............................................................................................. 742

Figure 15.40 Port Pin States during Software Standby Mode Transition

(Internal Clock, Asynchronous Transmission) ..................................................... 742

H8SX1663 数据表(PDF) 38 Page - Renesas Technology Corp

H8SX1663 数据表(HTML) 38 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载