数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 65 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 65 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 61Page - Renesas Technology Corp H8SX1663 Datasheet HTML 62Page - Renesas Technology Corp H8SX1663 Datasheet HTML 63Page - Renesas Technology Corp H8SX1663 Datasheet HTML 64Page - Renesas Technology Corp H8SX1663 Datasheet HTML 65Page - Renesas Technology Corp H8SX1663 Datasheet HTML 66Page - Renesas Technology Corp H8SX1663 Datasheet HTML 67Page - Renesas Technology Corp H8SX1663 Datasheet HTML 68Page - Renesas Technology Corp H8SX1663 Datasheet HTML 69Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 1158 page
background image
Section 1 Overview
Rev.1.00 Jun. 07, 2006 Page 13 of 1102
REJ09B0294-0100
Classification
Abbreviation
Pin No.
(FP-144LV) I/O
Description
Bus control
LUCAS/DQMLU
116
Output
Upper-column address strobe signal for
16-bit DRAM interface space.
Upper-data mask enable signal for 16-bit
synchronous DRAM interface space.
LLCAS/DQMLL
117
Output
Lower-column address strobe signal for
16-bit DRAM interface space
Column address strobe signal for 8-bit
DRAM interface space.
Lower-data mask enable signal for 16-bit
synchronous DRAM interface space.
Data mask enable signal for 8-bit
synchronous DRAM interface space
Interrupt
NMI
61
Input
Non-maskable interrupt request signal. When
this pin is not in use, this signal must be fixed
high.
IRQ11-A/IRQ11-B
IRQ10-A/IRQ10-B
IRQ9-A/IRQ9-B
IRQ8-A/IRQ8-B
IRQ7-A/IRQ7-B
IRQ6-A/IRQ6-B
IRQ5-A/IRQ5-B
IRQ4-A/IRQ4-B
IRQ3-A/IRQ3-B
IRQ2-A/IRQ2-B
IRQ1-A/IRQ1-B
IRQ0-A/IRQ0-B
53/111
52/109
51/108
49/107
101/128
100/127
94/126
93/124
87/122
86/120
85/119
84/118
Input
Maskable interrupt request signal.
DMA controller
(DMAC)
DREQ0-A/DREQ0-B
DREQ1-A/DREQ1-B
DREQ2
DREQ3
84/56
93/62
107
111
Input
Requests DMAC activation.
DACK0-A/DACK0-B
DACK1-A/DACK1-B
DACK2
DACK3
86/58
100/104
109
114
Output DMAC single address transfer acknowledge
signal.
TEND0-A/TEND0-B
TEND1-A/TEND1-B
TEND2
TEND3
85/57
94/63
108
113
Output Indicates DMAC data transfer end.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com