| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 64 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 64 Page - Renesas Technology Corp |
|
64 / 1158 page ![]() Section 1 Overview Rev.1.00 Jun. 07, 2006 Page 12 of 1102 REJ09B0294-0100 Classification Abbreviation Pin No. (FP-144LV) I/O Description Bus control LUB 138 Output Strobe signal which indicates that the upper byte (D15 to D8) is valid when accessing the byte control SRAM interface space. LLB 137 Output Strobe signal which indicates that the lower byte (D7 to D0) is valid when accessing the byte control SRAM interface space. CS0 CS1 CS2-A/CS2-B CS3-A CS4-A/CS4-B CS5-A/CS5-B CS6-A/CS6-B/CS6-D CS7-A/CS7-B 144 1 2/1 3 144/130 1/144 2/1/132 3/1 Output Select signals for areas 7 to 0. WAIT 136 Input Requests wait cycles when accessing the external space. RAS 2 Output • Row address strobe signal for DRAM when area 2 is specified as DRAM interface space. • Row address strobe signal when area 2 is specified as synchronous DRAM interface space. CAS 3 Output Column address strobe signal when area 2 is specified as synchronous DRAM interface space. WE 130 Output • Write enable signal for DRAM space. • Write enable signal when area 2 is specified as synchronous DRAM interface space. OE/CKE 131 Output • Output enable signal for DRAM interface space. • Clock enable signal for synchronous DRAM interface space. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |