数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 49 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 49 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 45Page - Renesas Technology Corp H8SX1663 Datasheet HTML 46Page - Renesas Technology Corp H8SX1663 Datasheet HTML 47Page - Renesas Technology Corp H8SX1663 Datasheet HTML 48Page - Renesas Technology Corp H8SX1663 Datasheet HTML 49Page - Renesas Technology Corp H8SX1663 Datasheet HTML 50Page - Renesas Technology Corp H8SX1663 Datasheet HTML 51Page - Renesas Technology Corp H8SX1663 Datasheet HTML 52Page - Renesas Technology Corp H8SX1663 Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 1158 page
background image
Rev.1.00 Jun. 07, 2006 Page xlix of lii
Table 12.7
Switching of Internal Clock and TCNT Operation ............................................... 634
Section 13 32K Timer (TM32K)
Table 13.1
TM32K Interrupt Source....................................................................................... 640
Section 14 Watchdog Timer (WDT)
Table 14.1
Pin Configuration.................................................................................................. 642
Table 14.2
WDT Interrupt Source .......................................................................................... 648
Section 15 Serial Communication Interface (SCI, IrDA, CRC)
Table 15.1
Function List of SCI Channels.............................................................................. 655
Table 15.2
Pin Configuration.................................................................................................. 658
Table 15.3
Relationships between N Setting in BRR and Bit Rate B..................................... 681
Table 15.4
Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1) ...... 682
Table 15.4
Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2) ...... 683
Table 15.5
Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode).......... 684
Table 15.6
Maximum Bit Rate with External Clock Input (Asynchronous Mode) ................ 685
Table 15.7
BRR Settings for Various Bit Rates (Clocked Synchronous Mode)..................... 686
Table 15.8
Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode) .... 686
Table 15.9
BRR Settings for Various Bit Rates
(Smart Card Interface Mode, n = 0, S = 372)........................................................ 687
Table 15.10
Maximum Bit Rate for Each Operating Frequency
(Smart Card Interface Mode, S = 372).............................................................. 687
Table 15.11
Serial Transfer Formats (Asynchronous Mode)................................................ 699
Table 15.12
SSR Status Flags and Receive Data Handling .................................................. 706
Table 15.13
IrCKS2 to IrCKS0 Bit Settings......................................................................... 735
Table 15.14
SCI Interrupt Sources (SCI_0, 1, 2, and 4) ....................................................... 736
Table 15.15
SCI Interrupt Sources (SCI_5 and SCI_6) ........................................................ 737
Table 15.16
SCI Interrupt Sources (SCI_0, 1, 2, and 4) ....................................................... 737
Table 15.17
SCI Interrupt Sources (SCI_5 and SCI_6) ........................................................ 737
Section 16 USB Function Module (USB)
Table 16.1
Pin Configuration.................................................................................................. 752
Table 16.2
Example of Limitations for Setting Values........................................................... 780
Table 16.3
Example of Setting................................................................................................ 781
Table 16.4
Relationship between TRNTREG0 Setting and Pin Output ................................. 783
Table 16.5
Relationship between Pin Input and TRNTREG1 Monitoring Value................... 785
Table 16.6
Interrupt Sources................................................................................................... 786
Table 16.7
Command Decoding on Application Side............................................................. 805
Table 16.8
Selection of Peripheral Clock (P
φ) when USB is Connected................................815
Section 17 I2C Bus Interface2 (IIC2)
Table 17.1
Pin Configuration of the I2C Bus Interface 2 ........................................................ 819



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com