H8SX1663 datasheet(392/1158 Pages) RENESAS

部件名	H8SX1663

功能描述	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1158 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

392 / 1158 page

Section 7 DMA Controller (DMAC)

Rev.1.00 Jun. 07, 2006 Page 340 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

DARA4

DARA3

DARA2

DARA1

DARA0

R/W

Destination Address Extended Repeat Area

Specify the extended repeat area on the destination

address (DDAR). With the extended repeat area, the

specified lower address bits are updated and the

remaining upper address bits are fixed. The extended

repeat area size is specified from four bytes to 128

Mbytes in units of byte and a power of 2.

When the lower address is overflowed from the

extended repeat area by address update, the address

becomes the start address and the end address of the

area for address addition and subtraction, respectively.

When an overflow in the extended repeat area occurs

with the DARIE bit set to 1, an interrupt can be

requested. Table 7.3 shows the settings and areas of

the extended repeat area.

H8SX1663 数据表(PDF) 392 Page - Renesas Technology Corp