TNETV1002IDZHK datasheet(22/102 Pages) TI1

22 / 102 page

DSP Subsystem Functional Overview

June 2001 -- Revised December 2002

SPRS180C

DSP Subsystem Functional Overview

The DSP subsystem is based on the TMS320C54x™ DSP core, on-chip memories and peripherals, and is

code-compatible with other C54x products. The following description of the 5471 DSP subsystem is based

on Figure 3--1.

8K × 16

Prog RAM

8K × 16

Prog RAM

8K × 16

Prog RAM

8K × 16

Prog RAM

C54x™ DSP

DMA

McBSP

TIMER

McBSP

8K × 16

Data RAM

8K × 16

Prog RAM

API

PLL

XIO

External

DSP

Memory

CODEC

DSP Subsystem

8K × 16

Data RAM

8K × 16

Data RAM

8K × 16

Data RAM

MCU Subsystem

Figure 3--1. 5471 DSP Subsystem Functional Block Diagram

3.1

DSP Core

The 5471 DSP subsystem’s fixed-point, digital signal processor (DSP) is based on an advanced modified

Harvard architecture that has one program memory bus and three data memory buses. This processor

provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic,

on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this

DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing

the high degree of parallelism. Two read operations and one write operation can be performed in a single cycle.

Instructions with parallel store and application-specific instructions can fully utilize this architecture. In

addition, data can be transferred between data and program spaces. Such parallelism supports a powerful

set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle.

In addition, the 5471 DSP subsystem includes the control mechanisms to manage repeated operations,

function calls, and DSP interrupts.

The DSP core includes the following features:

•

Low-power C54x™ DSP CPU, operating at up to 100 MHz

•

Software-programmable wait-state generator with bank-switching wait-state logic

•

External memory interface

Program space

Data space

I/O space

•

Scan-based emulation logic

TNETV1002IDZHK 数据表(PDF) 22 Page - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV1002IDZHK 数据表(PDF) 22 Page - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载