| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 72 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 72 Page - Texas Instruments |
|
72 / 102 page ![]() Electrical Specifications 62 June 2001 -- Revised December 2002 SPRS180C 6.9 Instruction Acquisition (DSP_IAQ) and Interrupt Acknowledge (DSP_IACK) Timings Table 6--14 assumes testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 6--13). Table 6--14. DSP_IAQ and DSP_IACK Switching Characteristics PARAMETER MIN MAX UNIT td(CLKL-IAQL) Delay time, DSP_CLKOUT low to DSP_IAQ low 1.5 11.5 ns td(CLKL-IAQH) Delay time, DSP_CLKOUT low to DSP_IAQ high 1.5 11.5 ns td(A)IAQ Delay time, address valid to DSP_IAQ low 1 ns td(CLKL-IACKL) Delay time, DSP_CLKOUT low to DSP_IACK low 1.5 11.5 ns td(CLKL-IACKH) Delay time , DSP_CLKOUT low to DSP_IACK high 1.5 11.5 ns td(A)IACK Delay time, address valid to DSP_IACK low 1 ns th(A)IAQ Hold time, DSP_IAQ high after address invalid -- 2 ns th(A)IACK Hold time, DSP_IACK high after address invalid -- 2 ns tw(IAQL) Pulse duration, DSP_IAQ low 2H--3 ns tw(IACKL) Pulse duration, DSP_IACK low 2H--3 ns DSP_MSTRB DSP_IACK DSP_IAQ DSP_A[19:0] DSP_CLKOUT td(A)IACK td(A)IAQ tw(IACKL) th(A)IACK td(CLKL-IACKL) tw(IAQL) th(A)IAQ td(CLKL-IAQL) td(CLKL-IACKH) td(CLKL-IAQH) Figure 6--13. DSP_IAQ and DSP_IACK Timings |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |