| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 61 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 61 Page - Texas Instruments |
|
61 / 102 page ![]() Electrical Specifications 51 June 2001 -- Revised December 2002 SPRS180C 6.5.2 Multiply-By-N Clock Option (PLL Enabled) Timing The frequency of the reference clock provided at the REFCLK pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in Section 3.4.7. NOTE: The external frequency injected must conform to specifications listed in the Table 6--4. Table 6--4 and Table 6--5 assume testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 6--3). Table 6--4. Multiply-By-N Timing Requirements MIN MAX UNIT Integer PLL multiplier N (N = 1--15)† 20‡ 200 tc(CI) Cycle time, REFCLK PLL multiplier N = x.5† 20‡ 100 ns tc(CI) Cycle time, REFCLK PLL multiplier N = x.25, x.75† 20‡ 50 ns tf(CI) Fall time, REFCLK 8 ns tr(CI) Rise time, REFCLK 8 ns tw(CIL) Pulse duration, REFCLK low 5 ns tw(CIH) Pulse duration, REFCLK high 5 ns † N = Multiplication factor ‡ The multiplication factor and minimum REFCLK cycle time should be chosen such that the resulting DSP_CLKOUT cycle time is within the specified range (tc(CO)). Minimum tC(CI) for the ARM CPU is 21 ns. Unless otherwise noted, the same switching characteristics that apply to DSP_CLKOUT also apply to ARM_MCLK. Table 6--5. Multiply-By-N Switching Characteristics PARAMETER MIN TYP MAX UNIT tc(CO)DSP Cycle time, DSP_CLKOUT 10 tc(CI)/N† ns tc(CO)ARM Cycle time, ARM_MCLK 21 tc(CI)/N† ns td(CI-CO) Delay time, REFCLK high/low to DSP_CLKOUT high/low 4 10 17 ns tf(CO) Fall time, DSP_CLKOUT 2 ns tr(CO) Rise time, DSP_CLKOUT 2 ns tw(COL) Pulse duration, DSP_CLKOUT low H-- 2 H H+ 2 ns tw(COH) Pulse duration, DSP_CLKOUT high H-- 2 H H+ 2 ns tp Transitory phase, PLL lock up time 30 ms † N = Multiplication factor tc(CO) tc(CI) tw(COH) tf(CO) tr(CO) tf(CI) REFCLK DSP_CLKOUT td(CI-CO) tw(COL) tr(CI) tp Unstable tw(CIH) tw(CIL) Figure 6--3. External Multiply-by-One Clock Timing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |