数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV1002IDZHK 数据表(PDF) 61 Page - Texas Instruments

部件名 TNETV1002IDZHK
功能描述  Fixed-Point Digital Signal Processor
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 61 Page - Texas Instruments

Back Button TNETV1002IDZHK Datasheet HTML 57Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 58Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 59Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 60Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 61Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 62Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 63Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 64Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 102 page
background image
Electrical Specifications
51
June 2001 -- Revised December 2002
SPRS180C
6.5.2 Multiply-By-N Clock Option (PLL Enabled) Timing
The frequency of the reference clock provided at the REFCLK pin can be multiplied by a factor of N to generate
the internal machine cycle. The selection of the clock mode and the value of N is described in Section 3.4.7.
NOTE: The external frequency injected must conform to specifications listed in the
Table 6--4.
Table 6--4 and Table 6--5 assume testing over recommended operating conditions and H = 0.5tc(CO)
(see Figure 6--3).
Table 6--4. Multiply-By-N Timing Requirements
MIN
MAX
UNIT
Integer PLL multiplier N (N = 1--15)
20
200
tc(CI)
Cycle time, REFCLK
PLL multiplier N = x.5
20
100
ns
tc(CI)
Cycle time, REFCLK
PLL multiplier N = x.25, x.75
20
50
ns
tf(CI)
Fall time, REFCLK
8
ns
tr(CI)
Rise time, REFCLK
8
ns
tw(CIL)
Pulse duration, REFCLK low
5
ns
tw(CIH)
Pulse duration, REFCLK high
5
ns
N = Multiplication factor
The multiplication factor and minimum REFCLK cycle time should be chosen such that the resulting DSP_CLKOUT cycle time is within the specified
range (tc(CO)). Minimum tC(CI) for the ARM CPU is 21 ns.
Unless otherwise noted, the same switching characteristics that apply to DSP_CLKOUT also apply to
ARM_MCLK.
Table 6--5. Multiply-By-N Switching Characteristics
PARAMETER
MIN
TYP
MAX
UNIT
tc(CO)DSP
Cycle time, DSP_CLKOUT
10
tc(CI)/N
ns
tc(CO)ARM
Cycle time, ARM_MCLK
21
tc(CI)/N
ns
td(CI-CO)
Delay time, REFCLK high/low to DSP_CLKOUT high/low
4
10
17
ns
tf(CO)
Fall time, DSP_CLKOUT
2
ns
tr(CO)
Rise time, DSP_CLKOUT
2
ns
tw(COL)
Pulse duration, DSP_CLKOUT low
H-- 2
H
H+ 2
ns
tw(COH)
Pulse duration, DSP_CLKOUT high
H-- 2
H
H+ 2
ns
tp
Transitory phase, PLL lock up time
30
ms
N = Multiplication factor
tc(CO)
tc(CI)
tw(COH)
tf(CO)
tr(CO)
tf(CI)
REFCLK
DSP_CLKOUT
td(CI-CO)
tw(COL)
tr(CI)
tp
Unstable
tw(CIH)
tw(CIL)
Figure 6--3. External Multiply-by-One Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com