 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 28 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 28 Page - Texas Instruments |
|
|
28 / 102 page  DSP Subsystem Functional Overview 18 June 2001 -- Revised December 2002 SPRS180C This lists the 5471 DSP subsystem peripheral registers and describes those that are specific to the 5471 or are different from the standard C54x registers. The standard C54x registers are defined in the TMS320VC5409 Fixed-Point Digital Signal Processor data sheet (literature number SPRS082) and the TMS320VC5402 Fixed-Point Digital Signal Processor data sheet (literature number SPRS079). The DSP subsystem peripheral mapping is shown in Table 3--2. Table 3--2. Peripheral Memory-Mapped Registers NAME ADDRESS DESCRIPTION TYPE DRR20 20h Data receive register 2 McBSP #0 DRR10 21h Data receive register 1 McBSP #0 DXR20 22h Data transmit register 2 McBSP #0 DXR10 23h Data transmit register 1 McBSP #0 TIM 24h Timer register Timer PRD 25h Timer period counter Timer TCR 26h Timer control register Timer – 27h Reserved SWWSR 28h Software wait-state register External Bus BSCR 29h Bank-switching control register External Bus, API – 2Ah Reserved SWCR 2Bh Software wait-state control register External Bus – 2Ch--37h Reserved SPSA0 38h McBSP0 subbank address register McBSP #0 SPSD0 39h McBSP0 subbank data register McBSP #0 – 3Ah--3Bh Reserved GPIOCR 3C General-purpose I/O pins control register GPIO GPIOSR 3D General-purpose I/O pins status register GPIO – 3E--3F Reserved DRR21 40h Data receive register 2 McBSP #1 DRR11 41h Data receive register 1 McBSP #1 DXR21 42h Data transmit register 2 McBSP #1 DXR11 43h Data transmit register 1 McBSP #1 – 44h--47h Reserved SPSA1 48h McBSP1 subbank address register McBSP #1 SPSD1 49h McBSP1 subbank data register McBSP #1 – 4Ah--53h Reserved DMPREC 54h DMA channel priority and enable control register DMA DMSA 55h DMA subbank address register DMA DMSDI 56h DMA subbank data register with autoincrement DMA DMSDN 57h DMA subbank data register DMA CLKMD 58h Clock mode register PLL – 59h--5Fh Reserved |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
