数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV1002IDZHK 数据表(PDF) 7 Page - Texas Instruments

部件名 TNETV1002IDZHK
功能描述  Fixed-Point Digital Signal Processor
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 7 Page - Texas Instruments

Back Button TNETV1002IDZHK Datasheet HTML 3Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 4Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 5Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 6Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 7Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 8Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 9Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 10Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 102 page
background image
Figures
vii
June 2001 -- Revised December 2002
SPRS180C
List of Figures
Figure
Page
2--1
5471 Functional Block Diagram
3
........................................................
2--2
257-Ball GHK Package (Bottom View)
4
..................................................
3--1
5471 DSP Subsystem Functional Block Diagram
12
.........................................
3--2
Memory Map for DSP Accesses (DSP_APIBN = 1 or ABMDIS = 1)
14
.........................
3--3
API Boot Mode Memory Map for DSP Accesses (DSP_APIBN = 0 and ABMDIS = 0)
15
..........
3--4
DSP Extended Program Memory Map
16
..................................................
3--5
Bank-Switching Control Register (BSCR)
19
................................................
3--6
Pin Control Register (PCR)
22
............................................................
3--7
IFR and IMR Registers
28
................................................................
4--1
5471 MCU Subsystem Functional Block Diagram
29
.........................................
4--2
Ethernet Interface Block Diagram
33
.......................................................
4--3
Clock Management Module
42
............................................................
6--1
3.3-V Test Load Circuit
49
................................................................
6--2
External Divide-by-Two Clock Timing
50
....................................................
6--3
External Multiply-by-One Clock Timing
51
..................................................
6--4
Memory Read
53
.......................................................................
6--5
Memory Write
55
........................................................................
6--6
Parallel I/O Port Read
56
.................................................................
6--7
Parallel I/O Port Write
57
.................................................................
6--8
Memory Read With Externally Generated Wait-States
58
.....................................
6--9
Memory Write With Externally Generated Wait-States
59
.....................................
6--10
I/O Read With Externally Generated Wait-States
59
.........................................
6--11
I/O Write With Externally Generated Wait-States
60
.........................................
6--12
Interrupt Timing
61
......................................................................
6--13
DSP_IAQ and DSP_IACK Timings
62
......................................................
6--14
DSP_XF Timing
63
......................................................................
6--15
DSP_TOUT Timing
63
...................................................................
6--16
McBSP Receive Timings
66
..............................................................
6--17
McBSP Transmit Timings
66
..............................................................
6--18
McBSP General-Purpose I/O Timings
67
...................................................
6--19
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
68
........................
6--20
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
69
........................
6--21
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
70
........................
6--22
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1
71
........................
6--23
SDRAM Read Command (CAS Latency 3)
72
...............................................
6--24
SDRAM Write Command
73
..............................................................
6--25
SDRAM Active Command
73
.............................................................
6--26
SDRAM Precharge Command
74
.........................................................



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com