| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 96 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 96 Page - Texas Instruments |
|
96 / 102 page ![]() Electrical Specifications 86 June 2001 -- Revised December 2002 SPRS180C Table 6--40. SPI Rising Edge Timing Requirements MIN NOM MAX UNIT td(ENRS--CLKH) Delay time, Rising enable start active to first clock high A-- 3† A† A+ 3† ns td(CLKL--ENRE) Delay time, Last clock low to rising enable end A/2 -- 3† A/2† A/2 + 3† ns tw(ENRT) Pulse duration, Rising enable toggle A-- 3† A† A+ 3† ns td(CLKL--DOV) Delay time, Clock low to data out valid 2 8 ns tsu(DIV--CLKH) Setup time, Data in valid to clock high 6 ns th(CLKH--DIIV) Hold time, Clock high to data in invalid 4 ns † A= 4 x PTVx tc(ARM) In this mode, all timing related activity for Data In and Enable is based on the falling edge of the SPI Clock. The timing activity for Data Out will be based on the rising edge of the SPI clock. MSB LSB Bit=31 Bit=32--total MCUENO, 1 2, (negative edge triggered) MCUENO, 1 2, (positive edge triggered) (negative level triggered) MCUENO, 1 2, MCUENO, 1 2, triggered) (positive level CLKX_SPI MCUDO MCUDI MSB LSB Bit=total--1 Bit=0 td(ENRS- CLKH) td(CLKL- ENRE) tw(ENRT) th(CLKH- DIIV) tsu(DIV- CLKH) td(CLKL- DOV) tc(SPI) tw(SPI- H) tw(SPI- L) tr(SPI) tf(SPI) Figure 6--38. SPI Rising Edge Timings |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |